TNETV1002IDZHK datasheet(12/102 Pages) TI1

12 / 102 page

Introduction

June 2001 -- Revised December 2002

SPRS180C

Introduction

This section describes the main features, gives a brief functional overview of the TMS320VC5471, lists the

pin assignments, and provides a signal description table. The data manual also provides a detailed description

section, electrical specifications, parameter measurement information, and mechanical data section

describing the available packaging.

NOTE: This data manual is designed to be used in conjunction with the TMS320C54x™ DSP

Functional Overview (literature number SPRU307) and the TMS320VC547x CPU and

Peripherals Reference Guide (literature number SPRU038).

2.1

Description

The TMS320VC5471 integrates a DSP subsystem based on the TMS320C54x architecture and a RISC

microcontroller subsystem based on the ARM7TDMI core as shown in Figure 2--1. The DSP subsystem

includes 72K x 16-bit SRAM, a timer, a DMA controller, an external memory interface, and two McBSPs. The

MCU subsystem includes three timers, general-purpose I/O, an external memory interface, and an Ethernet

(10/100Base-T) interface with a media-independent interface (MII) port.

The TMS320VC5471 is implemented as two major subsystems that are highly independent. The DSP

subsystem includes the following modules:

•

TMS320C54x™ DSP core

•

72K x 16-bit internal SRAM organized as 32K x 16-bit of data SRAM and 40K x 16-bit of program SRAM.

•

ARM port interface (API) to provide access by the MCU to 8K x 16 of the DSP’s data SRAM

•

Two multichannel buffered serial ports (McBSPs)

•

Phase-locked loop (PLL)

•

Timer

•

Direct memory access (DMA) controller

•

Programmable wait-state generator

•

External memory interface

The MCU subsystem includes the following modules:

•

ARM7TDMI CPU core (32/16-bit RISC processor) with extended emulation capabilities

•

MCU memory interface for external SRAM, Flash, ROM, and SDRAM.

•

On-chip 16K-byte (4K x 32) zero wait-state SRAM.

•

MCU general-purpose I/Os (GPIOs), including support for an 8 x 8 keyboard.

•

Three timers (two general-purpose, one watchdog)

•

IrDA-compatible UART, supporting two modes

IrDA mode

UART mode without hardware flow control

•

UART/Modem, with

hardware flow control support

autobaud function

•

MCU subsystem interrupt handler

•

MII port

•

Ethernet 10/100Base-T interface

•

Clock generator and control

•

I2C “master-only” interface

•

Serial peripheral interface

•

Phase-locked loop (PLL)

TNETV1002IDZHK 数据表(PDF) 12 Page - Texas Instruments

TNETV1002IDZHK 数据表(HTML) 12 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载