| 数据搜索系统,热门电子元器件搜索 |
|
TNETV1002IDZHK 数据表(PDF) 31 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV1002IDZHK 数据表(HTML) 31 Page - Texas Instruments |
|
31 / 102 page ![]() DSP Subsystem Functional Overview 21 June 2001 -- Revised December 2002 SPRS180C Table 3--5. Relationship Between BNKCMP and Bank Size BNKCMP MSB TO COMPARE BANK SIZE Bit 15 Bit 14 Bit 13 Bit 12 MSBs TO COMPARE (16-BIT WORDS) 0 0 0 0 None 64K 1 000 15 32K 1 1 0 0 15--14 16K 1 1 1 0 15--13 8K 1 1 1 1 15--12 4K The external memory interface can be disabled when not used. This feature can be used to reduce the power consumption of the 5471 DSP subsystem. Table 3--6 lists the states of the external interface pins, when the interface is disabled (EXIO=1). Table 3--6. State of Signals When External Bus Interface is Disabled (EXIO = 1) SIGNAL STATE SIGNAL STATE DSP_A(19--0) Previous State DSP_MSTRB High Level DSP_D(15--0) High Impedance DSP_IOSTRB High Level DSP_PS High Level DSP_R/W High Level DSP_DS High Level KBGPIO12/DSP_MSC† High Level DSP_IS High Level KBGPIO11/DSP_IAQz‡ High Level † Only applies when KBGPIO12 is enabled to output DSP_MSC. ‡ Only applies when KBGPIO11 is enabled to output DSP_IAQ 3.3.3 Processor Mode Status Register The 5471 DSP subsystem processor mode status register (PMST) differs from the typical C54x design in that the PMST CLKOUT bit has no effect on the CLKOUT port of the subsystem. This port is always clocking when the DSP subsystem’s PLL is active. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |