 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TNETV1002IDZHK 数据表(PDF) 75 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV1002IDZHK 数据表(HTML) 75 Page - Texas Instruments |
|
|
75 / 102 page  Electrical Specifications 65 June 2001 -- Revised December 2002 SPRS180C Table 6--17. McBSP Receive and Transmit Switching Characteristics PARAMETER MIN MAX UNIT tc(BCKRX) Cycle time, BCLK_R/X BCLK_R/X int 4H ns tw(BCKRXH) Pulse duration, BCLK_R/X high BCLK_R/X int D--6† D+1† ns tw(BCKRXL) Pulse duration, BCLK_R/X low BCLK_R/X int C--6† C+1† ns td(BCKRH-BFRV) Delay time, BCLKR high to internal BFSR valid BCLKR int --1 8 ns t D l ti BCLKX hi h t i t l BFSX lid BCLKX int 1 9 td(BCKXH-BFXV) Delay time, BCLKX high to internal BFSX valid BCLKX ext 4 15 ns t Di bl ti BCLKX hi h t BDX hi h i d f ll i l t d t bit BCLKX int --1 8 tdis(BCKXH-BDXHZ) Disable time, BCLKX high to BDX high impedance following last data bit BCLKX ext 4 16 ns Delay time, BCLKX hightoBDX valid. This applies to all bits exceptthe first BCLKX int 0 7 Delay time, BCLKX high to BDX valid. This applies to all bits except the first bit transmitted. BCLKX ext 4 16 td(BCKXH-BDXV) Delay time, BCLKX high to BDX valid.‡§ Only applies to first bit transmitted when in Data Delay 1 or 2 BCLKX int 7 ns Only applies to first bit transmitted when in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes BCLKX ext 16 t Enable time, BCLKX high to BDX driven.‡§ Only applies to first bit transmitted when Data Delay 1 or 2 BCLKX int --4 ten(BCKXH-BDX) Only applies to first bit transmitted when Data Delay 1 or 2 (XDATDLY=01b or 10b) modes BCLKX ext 2 ns t Delay time, BFSX high to BDX valid.‡§ Only applies to first bit transmitted when Data Delay 0 (XDATDLY 00b) BFSX int 3 td(BFXH-BDXV) Only applies to first bit transmitted when Data Delay 0 (XDATDLY=00b) mode. BFSX ext 14 ns t Enable time, BFSX high to BDX driven.‡§ Only applies to first bit transmitted when in Data Delay 0 (XDATDLY 00b) BFSX int --1 ten(BFXH-BDX) Only applies to first bit transmitted when in Data Delay 0 (XDATDLY=00b) mode BFSX ext 2 ns † T = BCLKR/X period = (1 + CLKGDV) * 2H C = BCLKR/X low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2H when CLKGDV is even D = BCLKR/X high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2H when CLKGDV is even ‡ See the TMS320C54x DSP Reference Set, Volume 5: Enhanced Peripherals (literature number SPRU302) for a description of the data delay features of the McBSP. § The transmit delay enable (DXENA) and A-bis mode (ABIS) features of the McBSP are not implemented on the TMS320VC5471. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
