TNETV1002IDZHK datasheet(60/102 Pages) TI1

60 / 102 page

Electrical Specifications

June 2001 -- Revised December 2002

SPRS180C

6.5.1 Divide-By-Two/Divide-By-Four Clock Option Timing

The frequency of the reference clock provided at the REFCLK pin can be divided by a factor of two or four

to generate the internal machine cycle. The selection of the clock mode is described in Section 3.4.7.

NOTE: The frequency injected must conform to specifications listed in Table 6--2.

Table 6--2 and Table 6--3 assume testing over recommended operating conditions and H = 0.5tc(CO)

(see Figure 6--2).

Table 6--2. Divide-By-Two/Divide-By-Four Clock Option Timing Requirements

MIN

MAX

UNIT

tc(CI)

Cycle time, REFCLK

†

tf(CI)

Fall time, REFCLK

tr(CI)

Rise time, REFCLK

tw(CIL)

Pulse duration, REFCLK low

tw(CIH)

Pulse duration, REFCLK high

† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies approaching

0Hz.

Unless otherwise noted, the same switching characteristics that apply to DSP_CLKOUT also apply to

ARM_MCLK.

Table 6--3. Divide-By-Two/Divide-By-Four Clock Option Switching Characteristics

PARAMETER

MIN

TYP

MAX

UNIT

tc(CO)

Cycle time, DSP_CLKOUT

2tc(CI)

†

td(CIH-CO)

Delay time, REFCLK high to DSP_CLKOUT high/low

tf(CO)

Fall time, DSP_CLKOUT

tr(CO)

Rise time, DSP_CLKOUT

tw(COL)

Pulse duration, DSP_CLKOUT low

H--2

H+ 2

tw(COH)

Pulse duration, DSP_CLKOUT high

H--2

H+ 2

† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies approaching

0Hz.

tr(CO)

tf(CO)

DSP_CLKOUT

REFCLK

tw(COL)

td(CIH-CO)

tf(CI)

tr(CI)

tc(CO)

tc(CI)

tw(COH)

tw(CIH)

tw(CIL)

Figure 6--2. External Divide-by-Two Clock Timing

TNETV1002IDZHK 数据表(PDF) 60 Page - Texas Instruments

TNETV1002IDZHK 数据表(HTML) 60 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载