数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV1002IDZHK 数据表(PDF) 94 Page - Texas Instruments

部件名 TNETV1002IDZHK
功能描述  Fixed-Point Digital Signal Processor
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV1002IDZHK 数据表(HTML) 94 Page - Texas Instruments

Back Button TNETV1002IDZHK Datasheet HTML 90Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 91Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 92Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 93Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 94Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 95Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 96Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 97Page - Texas Instruments TNETV1002IDZHK Datasheet HTML 98Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 102 page
background image
Electrical Specifications
84
June 2001 -- Revised December 2002
SPRS180C
6.16 SPI Clock Timings
SPI timings are derived from the internal SPI clock. This clock is only available externally during a serial
transfer.
Table 6--38 through Table 6--40 assume testing over recommended operating conditions (see Figure 6--37
and Figure 6--38).
Table 6--38. SPI Clock Switching Characteristics
PARAMETER
MIN
TYP
MAX
UNIT
tc(SPI)
Cycle time, CLKX_SPI
168.4
A
ns
tw(SPI--H)
Pulse duration, CLKX_SPI high
A/2 -- 3
A/2
A/2 + 3
ns
tw(SPI--L)
Pulse duration, CLKX_SPI low
A/2 -- 3
A/2
A/2 + 3
ns
tr(SPI)
Rise time, SPI output signals.
CLKX_SPI, MCUDO, MCUEN0,
MCUEN1, and MCUEN2
1
4
ns
tf(SPI)
Fall time, SPI output signals.
CLKX_SPI, MCUDO, MCUEN0,
MCUEN1, and MCUEN2
1
4
ns
A= 4 x PTVx tc(ARM)
Table 6--39. SPI Falling Edge Timing Requirements
MIN
NOM
MAX
UNIT
td(ENFS--CLKH)
Delay time, Falling enable start active to first clock high
A/2 -- 3
A/2
A/2 + 3
ns
td(CLKL--ENFE)
Delay time, Last clock low to falling enable end
A-- 3
A
A+ 3
ns
tw(ENFT)
Pulse duration, Falling enable toggle
A-- 3
A
A+ 3
ns
td(CLKH--DOV)
Delay time, Clock high to data out valid
2
8
ns
tsu(DIV--CLKL)
Setup time, Data in valid to clock low
6
ns
th(CLKL--DIIV)
Hold time, Clock low to data in invalid
4
ns
A= 4 x PTVx tc(ARM)
In this mode, all timing related activity for Data In and Enable is based on the falling edge of the SPI Clock.
The timing activity for Data Out will be based on the rising edge of the SPI clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com