HC705JJ7GRSSLASHD datasheet(135/230 Pages) NXP

135 / 230 page

Analog Subsystem

Port B Interaction with Analog Inputs

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Analog Subsystem

the channel selection are changed on the same write cycle, the sample

may be corrupted during the switching transitions.

NOTE:

The sample capacitor can be affected by excessive noise created with

respect to the device’s VSS pin such that it may appear to leak down or

charge up depending on the voltage level stored on the sample

capacitor. It is recommended to avoid switching large currents through

the port pins while a voltage is to remain stored on the sample capacitor.

The additional option of adding an offset voltage to the bottom of the

sample capacitor allows unknown voltages near VSS to be sampled and

then shifted up past the comparator offset and the device offset caused

by a single VSS return pin. This offset also provides a means to measure

the internal VSS level regardless of the comparator offset in order to

determine NOFF as described in 8.7 Voltage Measurement Methods.

In either case the OPT bit must be set in the COPR located at $1FF0 and

the VOFF bit must be set in the ASR. It is not necessary to switch the

VOFF bit during conversions, since the offset is controlled by the HOLD

and DHOLD bits when the VOFF is active. Refer to 8.3 Analog

Multiplex Register for more details on the design and decoding of the

sample and hold circuit.

8.12 Port B Interaction with Analog Inputs

The analog subsystem is connected directly to the port B I/O pins without

any intervening gates. It is, therefore, possible to measure the voltages

on port B pins set as inputs or to have the analog voltage measurements

corrupted by port B pins set as outputs.

8.13 Port B Pins As Inputs

All the port B pins will power up as inputs or return to inputs after a reset

of the device since the bits in the port B data direction register will be

reset.

If any port B pins are to be used for analog voltage measurements, they

should be left as inputs. In this case, not only can the voltage on the pin

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 135 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 135 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载