HC705JJ7GRSSLASHD datasheet(163/230 Pages) NXP

163 / 230 page

Programmable Timer

Input Capture Registers (ICRH and ICRL)

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Programmable Timer

The input capture registers are made up of two 8-bit read-only registers

(ICRH and ICRL) as shown in Figure 11-7. The input capture edge

detector contains a Schmitt trigger to improve noise immunity. The edge

that triggers the counter transfer is defined by the input edge bit (IEDG)

in the TCR. Reset does not affect the contents of the input capture

registers.

The result obtained by an input capture will be one count higher than the

value of the free-running timer counter preceding the external transition.

This delay is required for internal synchronization. Resolution is affected

by the prescaler, allowing the free-running timer counter to increment

once every four internal clock cycles (eight oscillator clock cycles).

Reading the ICRH inhibits future captures until the ICRL is also read.

Reading the ICRL after reading the timer status register (TSR) clears the

ICF flag bit. There is no conflict between reading the ICRL and transfers

from the free-running timer counters. The input capture registers always

contain the free-running timer counter value which corresponds to the

most recent input capture.

NOTE:

To prevent interrupts from occurring between readings of the ICRH and

ICRL, set the I bit in the condition code register (CCR) before reading

ICRH and clear the I bit after reading ICRL.

$0014

Bit 7

654321

Bit 0

Read:

Bit 15

Bit 8

Write:

Reset:

Unaffected by Reset

$0015

Bit 7

654321

Bit 0

Read:

Bit 7

654321

Bit 0

Write:

Reset:

Unaffected by Reset

= Unimplemented

Figure 11-7. Input Capture Registers (ICRH and ICRL)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 163 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 163 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

HC705JJ7GRS/D 数据表(PDF) 163 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 163 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载