HC705JJ7GRSSLASHD datasheet(189/230 Pages) NXP

189 / 230 page

Instruction Set

Addressing Modes

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Instruction Set

14.3.1 Inherent

Inherent instructions are those that have no operand, such as return

from interrupt (RTI) and stop (STOP). Some of the inherent instructions

act on data in the CPU registers, such as set carry flag (SEC) and

increment accumulator (INCA). Inherent instructions require no operand

address and are one byte long.

14.3.2 Immediate

Immediate instructions are those that contain a value to be used in an

operation with the value in the accumulator or index register. Immediate

instructions require no operand address and are two bytes long. The

opcode is the first byte, and the immediate data value is the second byte.

14.3.3 Direct

Direct instructions can access any of the first 256 memory locations with

two bytes. The first byte is the opcode, and the second is the low byte of

the operand address. In direct addressing, the CPU automatically uses

$00 as the high byte of the operand address.

14.3.4 Extended

Extended instructions use three bytes and can access any address in

memory. The first byte is the opcode; the second and third bytes are the

high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to

specify whether an instruction is direct or extended. The assembler

automatically selects the shortest form of the instruction.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 189 Page - NXP Semiconductors