HC705JJ7GRSSLASHD datasheet(190/230 Pages) NXP

190 / 230 page

Instruction Set

General Release Specification

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

Instruction Set

14.3.5 Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can

access data with variable addresses within the first 256 memory

locations. The index register contains the low byte of the effective

address of the operand. The CPU automatically uses $00 as the high

byte, so these instructions can address locations $0000–$00FF.

Indexed, no offset instructions are often used to move a pointer through

a table or to hold the address of a frequently used RAM or I/O location.

14.3.6 Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access

data with variable addresses within the first 511 memory locations. The

CPU adds the unsigned byte in the index register to the unsigned byte

following the opcode. The sum is the effective address of the operand.

These instructions can access locations $0000–$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element

in an n-element table. The table can begin anywhere within the first 256

memory locations and could extend as far as location 510 ($01FE). The

k value is typically in the index register, and the address of the beginning

of the table is in the byte following the opcode.

14.3.7 Indexed,16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access

data with variable addresses at any location in memory. The CPU adds

the unsigned byte in the index register to the two unsigned bytes

following the opcode. The sum is the effective address of the operand.

The first byte after the opcode is the high byte of the 16-bit offset; the

second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element

in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler

determines the shortest form of indexed addressing.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 190 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 190 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载