| 数据搜索系统,热门电子元器件搜索 |
|
H8SX1663 数据表(PDF) 120 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 数据表(HTML) 120 Page - Renesas Technology Corp |
|
120 / 1158 page ![]() Section 3 MCU Operating Modes Rev.1.00 Jun. 07, 2006 Page 68 of 1102 REJ09B0294-0100 3.2.2 System Control Register (SYSCR) SYSCR controls MAC saturation operation, selects bus width mode for instruction fetch, sets external bus mode, enables/disables the on-chip RAM, and selects the DTC address mode. Bit Bit Name Initial Value R/W Note: * The initial value depends on the startup mode. 15 1 R/W 14 1 R/W 13 MACS 0 R/W 12 1 R/W 11 FETCHMD 0 R/W 10 Undefined* R 9 EXPE Undefined* R/W 8 RAME 1 R/W Bit Bit Name Initial Value R/W 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 DTCMD 1 R/W 0 1 R/W Bit Bit Name Initial Value R/W Descriptions 15 14 1 1 R/W R/W Reserved These bits are always read as 1. The write value should always be 1. 13 MACS 0 R/W MAC Saturation Operation Control Selects either saturation operation or non-saturation operation for the MAC instruction. 0: MAC instruction is non-saturation operation 1: MAC instruction is saturation operation 12 1 R/W Reserved This bit is always read as 1. The write value should always be 1. 11 FETCHMD 0 R/W Instruction Fetch Mode Select This LSI can prefetch an instruction in units of 16 bits or 32 bits. Select the bus width for instruction fetch depending on the used memory for the storage of programs* 1. 0: 32-bit mode 1: 16-bit mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |