数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 244 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 244 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 240Page - Renesas Technology Corp H8SX1663 Datasheet HTML 241Page - Renesas Technology Corp H8SX1663 Datasheet HTML 242Page - Renesas Technology Corp H8SX1663 Datasheet HTML 243Page - Renesas Technology Corp H8SX1663 Datasheet HTML 244Page - Renesas Technology Corp H8SX1663 Datasheet HTML 245Page - Renesas Technology Corp H8SX1663 Datasheet HTML 246Page - Renesas Technology Corp H8SX1663 Datasheet HTML 247Page - Renesas Technology Corp H8SX1663 Datasheet HTML 248Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 244 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 192 of 1102
REJ09B0294-0100
6.6
Basic Bus Interface
The basic bus interface can be connected directly to the ROM and SRAM. The bus specifications
can be specified by the ABWCR, ASTCR, WTCRA, WTCRB, RDNCR, CSACR, and
ENDIANCR.
6.6.1
Data Bus
Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus
controller has a data alignment function, and controls whether the upper byte data bus (D15 to D8)
or lower byte data bus (D7 to D0) is used according to the bus specifications for the area being
accessed (8-bit access space or 16-bit access space), the data size, and endian format when
accessing external address space,. For details, see section 6.5.6, Endian and Data Alignment.
6.6.2
I/O Pins Used for Basic Bus Interface
Table 6.15 shows the pins used for basic bus interface.
Table 6.15
I/O Pins for Basic Bus Interface
Name
Symbol
I/O
Function
Bus cycle start
BS
Output
Signal indicating that the bus cycle has started
Address strobe
AS*
Output
Strobe signal indicating that an address output on the
address bus is valid during access
Read strobe
RD
Output
Strobe signal indicating the read access
Read/write
RD/
WR
Output
Signal indicating the data bus input or output
direction
Low-high write
LHWR
Output
Strobe signal indicating that the upper byte (D15 to
D8) is valid during write access
Low-low write
LLWR
Output
Strobe signal indicating that the lower byte (D7 to
D0) is valid during write access
Chip select 0 to 7
CS0 to CS7 Output
Strobe signal indicating that the area is selected
Wait
WAIT
Input
Wait request signal used when an external address
space is accessed
Note:
*
When the address/data multiplexed I/O is selected, this pin only functions as the
AH
output and does not function as the
AS output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com