数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 258 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 258 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 254Page - Renesas Technology Corp H8SX1663 Datasheet HTML 255Page - Renesas Technology Corp H8SX1663 Datasheet HTML 256Page - Renesas Technology Corp H8SX1663 Datasheet HTML 257Page - Renesas Technology Corp H8SX1663 Datasheet HTML 258Page - Renesas Technology Corp H8SX1663 Datasheet HTML 259Page - Renesas Technology Corp H8SX1663 Datasheet HTML 260Page - Renesas Technology Corp H8SX1663 Datasheet HTML 261Page - Renesas Technology Corp H8SX1663 Datasheet HTML 262Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 258 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 206 of 1102
REJ09B0294-0100
6.7.3
I/O Pins Used for Byte Control SRAM Interface
Table 6.16 shows the pins used for the byte control SRAM interface.
In the byte control SRAM interface, write strobe signals (
LHWR and LLWR) are output from the
byte select strobes. The RD/
WR signal is used as a write enable signal.
Table 6.16
I/O Pins for Byte Control SRAM Interface
Pin
When Byte Control
SRAM is Specified
Name
I/O
Function
AS/AH
AS
Address
strobe
Output
Strobe signal indicating that the address
output on the address bus is valid when a
basic bus interface space or byte control
SRAM space is accessed
CSn
CSn
Chip select
Output
Strobe signal indicating that area n is
selected
RD
RD
Read strobe
Output
Output enable for the SRAM when the byte
control SRAM space is accessed
RD/
WR
RD/
WR
Read/write
Output
Write enable signal for the SRAM when the
byte control SRAM space is accessed
LHWR/LUB
LUB
Lower-upper
byte select
Output
Upper byte select when the 16-bit byte
control SRAM space is accessed
LLWR/LLB
LLB
Lower-lower
byte select
Output
Lower byte select when the 16-bit byte
control SRAM space is accessed
WAIT
WAIT
Wait
Input
Wait request signal used when an external
address space is accessed
A23 to A0
A23 to A0
Address pin
Output
Address output pin
D15 to D0
D15 to D0
Data pin
Input/
output
Data input/output pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com