AD9547SLASHPCBZ datasheet(6/104 Pages) AD

6 / 104 page

AD9547

Rev. 0 | Page 6 of 104

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

Low Frequency Path

Input Frequency Range

3.5

100

MHz

Minimum Input Slew Rate

V/μs

Minimum limit imposed for jitter performance

Common-Mode Voltage

1.2

Internally generated

Differential Input Voltage Sensitivity

100

mV p-

This is the minimum voltage required across the pins to

ensure switching between logic states; the

instantaneous voltage on either pin must not exceed the

supply rails; ac ground the unused input to accommodate

single-ended operation

Input Capacitance

Single-ended, each pin

Input Resistance

kΩ

Crystal Resonator Path

Crystal Resonator Frequency Range

MHz

Fundamental mode, AT cut

Maximum Crystal Motional

Resistance

100

See the System Clock Inputs section for recommendations

DISTRIBUTION CLOCK INPUTS (CLKINP, CLKINN)

Table 7.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

INPUT FREQUENCY RANGE

62.5

500

MHz

MINIMUM SLEW RATE

V/μs

Minimum limit imposed for jitter performance

COMMON-MODE VOLTAGE

700

Internally generated

DIFFERENTIAL INPUT VOLTAGE SENSITIVITY

100

mV p-p

Capacitive coupling required; ac ground the unused

input to accommodate single-ended operation; the

instantaneous voltage on either pin must not exceed

the supply rails

DIFFERENTIAL INPUT POWER SENSITIVITY

−15

dBm

Same as voltage sensitivity but specified as power into a

50 Ω load

INPUT CAPACITANCE

INPUT RESISTANCE

kΩ

Each pin has a 2.5 kΩ internal dc bias resistance

AD9547/PCBZ 数据表(PDF) 6 Page - Analog Devices

AD9547/PCBZ 数据表(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载