数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9547/PCBZ 数据表(PDF) 13 Page - Analog Devices

部件名 AD9547/PCBZ
功能描述  Dual/Quad Input Network Clock Generator/Synchronizer
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9547/PCBZ 数据表(HTML) 13 Page - Analog Devices

Back Button AD9547/PCBZ Datasheet HTML 9Page - Analog Devices AD9547/PCBZ Datasheet HTML 10Page - Analog Devices AD9547/PCBZ Datasheet HTML 11Page - Analog Devices AD9547/PCBZ Datasheet HTML 12Page - Analog Devices AD9547/PCBZ Datasheet HTML 13Page - Analog Devices AD9547/PCBZ Datasheet HTML 14Page - Analog Devices AD9547/PCBZ Datasheet HTML 15Page - Analog Devices AD9547/PCBZ Datasheet HTML 16Page - Analog Devices AD9547/PCBZ Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 104 page
background image
AD9547
Rev. 0 | Page 13 of 104
JITTER GENERATION
Table 19.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CONDITIONS: fREF = 8 kHz1, fDDS = 155.52 MHz2,
fLOOP = 100 Hz3
fSYSCLK = 50 MHz4 crystal; fS = 1 GHz5;
Q-divider = 1; default SYSCLK PLL charge
pump current; results valid for LVPECL,
LVDS, and CMOS output logic types
Bandwidth: 100 Hz to 77 MHz
0.71
ps rms
Random jitter
Bandwidth: 5 kHz to 20 MHz
0.34
ps rms
Random jitter
Bandwidth: 20 kHz to 80 MHz
0.43
ps rms
Random jitter
Bandwidth: 50 kHz to 80 MHz
0.43
ps rms
Random jitter
Bandwidth: 4 MHz to 80 MHz
0.31
ps rms
Random jitter
CONDITIONS: fREF = 19.44 MHz1, fDDS = 155.52 MHz2,
fLOOP = 1 kHz3
fSYSCLK = 50 MHz4 crystal; fS = 1 GHz5;
Q-divider = 1; default SYSCLK PLL charge
pump current; results valid for LVPECL,
LVDS, and CMOS output logic types
Bandwidth: 100 Hz to 77 MHz
1.05
ps rms
Random jitter
Bandwidth: 5 kHz to 20 MHz
0.34
ps rms
Random jitter
Bandwidth: 20 kHz to 80 MHz
0.43
ps rms
Random jitter
Bandwidth: 50 kHz to 80 MHz
0.43
ps rms
Random jitter
Bandwidth: 4 MHz to 80 MHz
0.32
ps rms
Random jitter
CONDITIONS: fREF = 19.44 MHz1, fDDS = 311.04 MHz2,
fLOOP = 1 kHz3
fSYSCLK = 50 MHz4 crystal; fS = 1 GHz5;
Q-divider = 1; default SYSCLK PLL charge
pump current; results valid for LVPECL,
LVDS, and CMOS output logic types
Bandwidth: 100 Hz to 100 MHz
0.67
ps rms
Random jitter
Bandwidth: 5 kHz to 20 MHz
0.31
ps rms
Random jitter
Bandwidth: 20 kHz to 80 MHz
0.33
ps rms
Random jitter
Bandwidth: 50 kHz to 80 MHz
0.33
ps rms
Random jitter
Bandwidth: 4 MHz to 80 MHz
0.16
ps rms
Random jitter
1 fREF is the frequency of the active reference.
2 fDDS is the output frequency of the DDS.
3 fLOOP is the DPLL digital loop filter bandwidth.
4 fSYSCLK is the frequency at the SYSCLKP and SYSCLKN pins.
5 fS is the sample rate of the output DAC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com