数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9547/PCBZ 数据表(PDF) 9 Page - Analog Devices

部件名 AD9547/PCBZ
功能描述  Dual/Quad Input Network Clock Generator/Synchronizer
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9547/PCBZ 数据表(HTML) 9 Page - Analog Devices

Back Button AD9547/PCBZ Datasheet HTML 5Page - Analog Devices AD9547/PCBZ Datasheet HTML 6Page - Analog Devices AD9547/PCBZ Datasheet HTML 7Page - Analog Devices AD9547/PCBZ Datasheet HTML 8Page - Analog Devices AD9547/PCBZ Datasheet HTML 9Page - Analog Devices AD9547/PCBZ Datasheet HTML 10Page - Analog Devices AD9547/PCBZ Datasheet HTML 11Page - Analog Devices AD9547/PCBZ Datasheet HTML 12Page - Analog Devices AD9547/PCBZ Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 104 page
background image
AD9547
Rev. 0 | Page 9 of 104
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Rise/Fall Time1 (20% to 80%)
10 pF load
3.3 V Supply
Strong Drive Strength Setting
0.5
2
ns
Weak Drive Strength Setting
8
14.5
ns
1.8 V Supply
1.5
2.5
ns
Duty Cycle
40
60
%
10 pF load
Output Voltage High (VOH)
Output driver static; strong drive
strength setting
AVDD3 = 3.3 V, IOH = 10 mA
2.6
V
AVDD3 = 3.3 V, IOH = 1 mA
2.9
V
AVDD3 = 1.8 V, IOH = 1 mA
1.5
V
Output Voltage Low (VOL)
Output driver static; strong drive
strength setting
AVDD3 = 3.3 V, IOL = 10 mA
0.3
V
AVDD3 = 3.3 V, IOL = 1 mA
0.1
V
AVDD3 = 1.8 V, IOL = 1 mA
0.1
V
OUTPUT TIMING SKEW
10 pF load
Between LVPECL Outputs
14
125
ps
Rising edge only; any divide value
Between LVDS Outputs
13
138
ps
Rising edge only; any divide value
Between CMOS (3.3 V) Outputs
Strong Drive Strength Setting
23
240
ps
Weak Drive Strength Setting
24
ps
Between CMOS (1.8 V) Outputs
40
ps
Weak drive option not supported at 1.8 V
Between LVPECL Outputs and LVDS
Outputs
14
140
ps
Between LVPECL Outputs and
CMOS Outputs
19
ps
ZERO-DELAY TIMING SKEW
±5
ns
Output relative to active input reference;
output distribution synchronization to
active reference feature enabled;
assumes manual phase offset
compensation of deterministic latency
1 The listed values are for the slower edge (rising or falling).
DAC OUTPUT CHARACTERISTICS (DACOUTP, DACOUTN)
Table 12.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
FREQUENCY RANGE
62.5
450
MHz
OUTPUT OFFSET VOLTAGE
15
mV
This is the single-ended voltage at either
DAC output pin (no external load) when
the internal DAC code is such that no
current is delivered to that pin
VOLTAGE COMPLIANCE RANGE
VSS − 0.5
0.5
VSS + 0.5
V
OUTPUT RESISTANCE
50
Ω
Single-ended; each pin has an internal
50 Ω termination to VSS
OUTPUT CAPACITANCE
5
pF
FULL-SCALE OUTPUT CURRENT
20
mA
Programmable (8 mA to 31 mA; see the
DAC Output section)
GAIN ERROR
−12
+12
% FS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com