数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9547/PCBZ 数据表(PDF) 7 Page - Analog Devices

部件名 AD9547/PCBZ
功能描述  Dual/Quad Input Network Clock Generator/Synchronizer
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9547/PCBZ 数据表(HTML) 7 Page - Analog Devices

Back Button AD9547/PCBZ Datasheet HTML 3Page - Analog Devices AD9547/PCBZ Datasheet HTML 4Page - Analog Devices AD9547/PCBZ Datasheet HTML 5Page - Analog Devices AD9547/PCBZ Datasheet HTML 6Page - Analog Devices AD9547/PCBZ Datasheet HTML 7Page - Analog Devices AD9547/PCBZ Datasheet HTML 8Page - Analog Devices AD9547/PCBZ Datasheet HTML 9Page - Analog Devices AD9547/PCBZ Datasheet HTML 10Page - Analog Devices AD9547/PCBZ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 104 page
background image
AD9547
Rev. 0 | Page 7 of 104
REFERENCE INPUTS (REFA/REFAA, REFB/REFBB)
Table 8.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DIFFERENTIAL OPERATION
Frequency Range
Sinusoidal Input
10
750
MHz
LVPECL Input
0.001
750
MHz
LVDS Input
0.001
750
MHz
Minimum Input Slew Rate
40
V/μs
Minimum limit imposed for jitter performance
Common-Mode Input Voltage
2
V
Internally generated
Differential Input Voltage
Sensitivity
±65
mV
This is the minimum voltage required across the pins to
ensure switching between logic states; the instantaneous
voltage on either pin must not exceed the supply rails
Input Resistance
25
Input Capacitance
3
pF
Minimum Pulse Width High
620
ps
Minimum Pulse Width Low
620
ps
SINGLE-ENDED OPERATION
Frequency Range (CMOS)
10
250
MHz
Minimum Input Slew Rate
40
V/μs
Minimum limit imposed for jitter performance
Input Voltage High (VIH)
1.2 V to 1.5 V Threshold Setting
0.9
V
1.8 V to 2.5 V Threshold Setting
1.2
V
3.0 V to 3.3 V Threshold Setting
1.9
V
Input Voltage Low (VIL)
1.2 V to 1.5 V Threshold Setting
0.27
V
1.8 V to 2.5 V Threshold Setting
0.5
V
3.0 V to 3.3 V Threshold Setting
1.0
V
Input Resistance
45
Input Capacitance
3
pF
Minimum Pulse Width High
1.5
ns
Minimum Pulse Width Low
1.5
ns
REFERENCE MONITORS
Table 9.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
REFERENCE MONITOR
Loss of Reference Detection Time
1.2
NPDP
NPDP = nominal phase detector period (NPDP = fREF/R)1
Frequency Out-of-Range Limits
9.54 × 10−7
0.1
Δf/fREF
Programmable (lower bound subject to quality of SYSCLK)
TIMERS
Validation Timer
0.001
65.535
sec
Programmable in 1 ms increments
Redetect Timer
0.001
65.535
sec
Programmable in 1 ms increments
1 fREF is the frequency of the active reference; R is the frequency division factor determined by the R divider.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com