数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9547/PCBZ 数据表(PDF) 68 Page - Analog Devices

部件名 AD9547/PCBZ
功能描述  Dual/Quad Input Network Clock Generator/Synchronizer
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9547/PCBZ 数据表(HTML) 68 Page - Analog Devices

Back Button AD9547/PCBZ Datasheet HTML 64Page - Analog Devices AD9547/PCBZ Datasheet HTML 65Page - Analog Devices AD9547/PCBZ Datasheet HTML 66Page - Analog Devices AD9547/PCBZ Datasheet HTML 67Page - Analog Devices AD9547/PCBZ Datasheet HTML 68Page - Analog Devices AD9547/PCBZ Datasheet HTML 69Page - Analog Devices AD9547/PCBZ Datasheet HTML 70Page - Analog Devices AD9547/PCBZ Datasheet HTML 71Page - Analog Devices AD9547/PCBZ Datasheet HTML 72Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 104 page
background image
AD9547
Rev. 0 | Page 68 of 104
SYSTEM CLOCK (SYSCLK) (REGISTER 0x0100 TO REGISTER 0x0108)
Table 43. Charge Pump and Lock Detect Control
Address
Bit
Bit Name
Description
0x0100
7
External loop filter enable
Enables use of an external SYSCLK PLL loop filter.
0 (default) = internal loop filter.
1 = external loop filter.
6
Charge pump mode
Charge pump current control.
0 (default) = automatic.
1 = manual.
[5:3]
Charge pump current
Selects charge pump current when Bit 6 = 1.
000 = 125 μA.
001 = 250 μA.
010 = 375 μA.
011 (default) = 500 μA.
100 = 625 μA.
101 = 750 μA.
110 = 875 μA.
111 = 1000 μA.
2
Lock detect timer disable
Enable the SYSCLK PLL lock detect timer.
0 (default) = enable.
1 = disable.
[1:0]
Lock detect timer
Select lock detect timer depth.
00 (default) = 128.
01 = 256.
10 = 512.
11 = 1024.
Table 44. N Divider
Address
Bit
Bit Name
Description
0x0101
[7:0]
N divider
System clock PLL feedback divider value: 6 ≤ N ≤ 255 (default = 0x28 = 40).
Table 45. System Clock Input Options
Address
Bit
Bit Name
Description
0x0102
7
Unused
Unused.
6
M divider reset
Reset the M divider.
0 = normal operation.
1 (default) = reset.
When not using the M divider, program this bit to Logic 1.
[5:4]
M divider
System clock input divider.
00 (default) = 1.
01 = 2.
10 = 4.
11 = 8.
3
2× frequency multiplier
enable
Enable the 2× frequency multiplier.
0 (default) = disable.
1 = enable.
2
PLL enable
Enable the SYSCLK PLL.
0 = disable.
1 (default) = enable.
[1:0]
SYSCLK source
Input mode select for SYSCLKx pins.
00 = crystal resonator.
01 (default) = low frequency clock source.
10 = high frequency (direct) clock source.
11 = input receiver power-down.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com