AD9547SLASHPCBZ datasheet(1/104 Pages) AD

部件名	AD9547/PCBZ

功能描述	Dual/Quad Input Network Clock Generator/Synchronizer

PDF	104 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

1 / 104 page

Dual/Quad Input Network Clock

Generator/Synchronizer

AD9547

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.461.3113

FEATURES

Supports Stratum 2 stability in holdover mode

Supports reference switchover with phase build-out

Supports hitless reference switchover

Automatic/manual holdover and reference switchover

2 pairs of reference input pins, with each pair configurable

as a single differential input or as 2 independent single-

ended inputs

Input reference frequencies from 1 kHz to 750 MHz

Reference validation and frequency monitoring (1 ppm)

Programmable input reference switchover priority

30-bit programmable input reference divider

2 pairs of clock output pins, with each pair configurable as

a single differential LVDS/LVPECL output or as 2 single-

ended CMOS outputs

Output frequencies up to 450 MHz

20-bit integer and 10-bit fractional programmable feedback

divider

Programmable digital loop filter covering loop bandwidths

from 0.001 Hz to 100 kHz

Optional low noise LC-VCO system clock multiplier

Optional crystal resonator for system clock input

On-chip EEPROM to store multiple power-up profiles

Software controlled power-down

64-lead LFCSP package

APPLICATIONS

Network synchronization

Cleanup of reference clock jitter

SONET/SDH clocks up to OC-192, including FEC

Stratum 2 holdover, jitter cleanup, and phase transient

control

Stratum 3E and Stratum 3 reference clocks

Wireless base stations, controllers

Cable infrastructure

Data communications

GENERAL DESCRIPTION

The AD9547 provides synchronization for many systems,

including synchronous optical networks (SONET/SDH). The

AD9547 generates an output clock that is synchronized to one

of two differential or four single-ended external input references.

The digital PLL allows for reduction of input time jitter or phase

noise associated with the external references. The AD9547 con-

tinuously generates a clean (low jitter), valid output clock, even

when all references fail, by means of digitally controlled loop and

holdover circuitry.

The AD9547 operates over an industrial temperature range of

−40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM

REFERENCE INPUTS

AND

MONITOR MUX

STATUS AND

CONTROL PINS

SERIAL CONTROL INTERFACE

(SPI or I2C)

EEPROM

DIGITAL

PLL

CLOCK DISTRIBUTION

SYNC

DAC

CLOCK

MULTIPLIER

STABLE

SOURCE

ANALOG

FILTER

AD9547

CHANNEL 0

DIVIDER

CHANNEL 1

DIVIDER

Figure 1.

类似零件编号 - AD9547/PCBZ

制造商	部件名	数据表	功能描述
Analog Devices	AD9547	1Mb / 106P	Dual/Quad Input Network Clock Generator/Synchronizer 11/14-Rev. F to Rev. G
	AD9547BCPZ	1Mb / 106P	Dual/Quad Input Network Clock Generator/Synchronizer 11/14-Rev. F to Rev. G
	AD9547BCPZ-REEL7	1Mb / 106P	Dual/Quad Input Network Clock Generator/Synchronizer 11/14-Rev. F to Rev. G
	AD9547	1Mb / 106P	Dual/Quad Input Network Clock Generator/Synchronizer 11/14-Rev. F to Rev. G

More results

类似说明 - AD9547/PCBZ

制造商	部件名	数据表	功能描述
List of Unclassifed Man...	MPC9894	367Kb / 28P	Quad Input Redundant IDCS Clock Generator
Analog Devices	AD9549	942Kb / 78P	Dual Input Network Clock Generator/Synchronizer
	AD9548	1Mb / 112P	Quad/Octal Input Network Clock Generator/Synchronizer REV. 0
	AD9549ABCPZ	1Mb / 76P	Dual Input Network Clock Generator/Synchronizer REV. D
	AD9549	1Mb / 76P	Dual Input Network Clock Generator/Synchronizer Rev. D
Pericom Semiconductor C...	PI6C557-10	378Kb / 6P	Network Clock Generator
Analog Devices	AD9542	1Mb / 61P	Quad Input, Five-Output, Dual DPLL Synchronizer and Adaptive Clock Translator 9/2017-Revision 0
	AD9547	1Mb / 106P	Dual/Quad Input Network Clock Generator/Synchronizer 11/14-Rev. F to Rev. G
	AD9548	1Mb / 111P	Quad/Octal Input Network Clock Generator/Synchronizer 12/14-Rev. F to Rev. G
Renesas Technology Corp	8V19N850D	3Mb / 175P	Radio Unit Clock Synchronizer and Converter Clock Generator February 13, 2023