| 数据搜索系统,热门电子元器件搜索 |
|
AD9547/PCBZ 数据表(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9547/PCBZ 数据表(HTML) 19 Page - Analog Devices |
|
19 / 104 page ![]() AD9547 Rev. 0 | Page 19 of 104 –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) INTEGRATED RMS JITTER (PHASE NOISE): 5kHz TO 20MHz: 361fs (–69.0dBc) 20kHz TO 80MHz: 441fs (–67.3dBc) (EXTRAPOLATED) Figure 7. Additive Phase Noise (Output Driver = LVPECL), fREF = 19.44 MHz, fO = 155.52 MHz, LBW = 1 kHz, fSYSCLK = 50 MHz, PLL On –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) INTEGRATED RMS JITTER (PHASE NOISE): 12kHz TO 20MHz: 245fs (–65.0dBc) 20kHz TO 80MHz: 300fs (–64.3dBc) Figure 8. Additive Phase Noise (Output Driver = LVPECL), fREF = 19.44 MHz, fO = 155.52 MHz, LBW = 1 kHz, fSYSCLK = 50 MHz (Crystal), PLL On with 2× Frequency Multiplier, ICP = 375 μA, LF = External (350 kHz) ROHDE & SCHWARZ SMA100 (1GHz) ROHDE & SCHWARZ SMA100 (50MHz) 20MHz OCXO –170 –160 –150 –140 –130 –120 –110 –100 –90 100 1k 10k 100k 1M 10M FREQUENCY OFFSET (Hz) Figure 9. Phase Noise of SYSCLK Input Sources –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) ROHDE & SCHWARZ SMA100 (1GHz) ROHDE & SCHWARZ SMA100 (50MHz) 50MHz CRYSTAL Figure 10. Additive Phase Noise Comparison of SYSCLK Input Options (Output Driver = LVPECL), fREF = 19.44 MHz, fO = 311.04 MHz, LBW = 1 kHz 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) –160 –150 –140 –130 –120 –110 –100 –90 –80 –70 INTEGRATED RMS JITTER (PHASE NOISE): 5kHz TO 20MHz: 336fs (–69.7dBc) 20kHz TO 80MHz: 425fs (–67.6dBc) Figure 11. Additive Phase Noise (Output Driver = LVPECL), fREF = 8 kHz, fO = 155.52 MHz, LBW = 100 Hz, fSYSCLK = 50 MHz (Crystal), PLL On –70 –60 –50 –40 –30 –20 –10 0 10 10 100 1k 10k 100k FREQUENCY OFFSET (Hz) CLOSED-LOOP PEAKING: 0.04dB Figure 12. Jitter Transfer Bandwidth, Output Driver = LVPECL, fREF = 19.44 MHz, fO = 155.52 MHz, LBW = 100 Hz (Phase Margin = 88°), fSYSCLK = 1 GHz, PLL Off |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |