| 数据搜索系统,热门电子元器件搜索 |
|
WM8944BECS/R 数据表(PDF) 47 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8944BECS/R 数据表(HTML) 47 Page - Cirrus Logic |
|
47 / 165 page ![]() WM8944B Rev 4.3 47 QUICK-RELEASE CONTROL The DRC includes a Quick-Release feature to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The Quick Release feature ensures that these transients do not cause the intended signal to be masked by the longer time constants of DRC_DCY. The Quick-Release feature is enabled by setting the DRC_QR bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRC_QR_THR, then the normal decay rate (DRC_DCY) is ignored and a faster decay rate (DRC_QR_DCY) is used instead. The DRC Quick-Release control bits are described in Table 23. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R29 (1Dh) DRC Control 1 2 DRC_QR 1 DRC Quick-release Enable 0 = Disabled 1 = Enabled R34 (22h) DRC Control 6 3:2 DRC_QR_THR [1:0] 00 DRC Quick-release threshold (crest factor in dB) 00 = 12dB 01 = 18dB 10 = 24dB 11 = 30dB 1:0 DRC_QR_DCY [1:0] 00 DRC Quick-release decay rate (seconds/6dB) 00 = 0.725ms 01 = 1.45ms 10 = 5.8ms 11 = reserved Table 23 DRC Quick-Release Control Note that the Anti-Clip and Quick Release features should not be used at the same time. DRC INITIAL CONDITION The DRC can be set up to a defined initial condition based on the expected signal level when the DRC is enabled. This can be set using the DRC_INIT bits in register R35 (23h) bits 4 to 0. Note: This does NOT set the initial gain of the DRC. It sets the expected signal level of the DRC input signal when the DRC is enabled. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R35 (23h) DRC Control 7 4:0 DRC_INIT 00000 Initial value at DRC startup 00000 = 0dB 00001 = -3.75dB … (-3.75dB steps) 11111 = -116.25dB Table 24 DRC Initial Condition |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |