数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8944BECS/R 数据表(PDF) 37 Page - Cirrus Logic

部件名 WM8944BECS/R
功能描述  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8944BECS/R 数据表(HTML) 37 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 33Page - Cirrus Logic WM8944BECS/R Datasheet HTML 34Page - Cirrus Logic WM8944BECS/R Datasheet HTML 35Page - Cirrus Logic WM8944BECS/R Datasheet HTML 36Page - Cirrus Logic WM8944BECS/R Datasheet HTML 37Page - Cirrus Logic WM8944BECS/R Datasheet HTML 38Page - Cirrus Logic WM8944BECS/R Datasheet HTML 39Page - Cirrus Logic WM8944BECS/R Datasheet HTML 40Page - Cirrus Logic WM8944BECS/R Datasheet HTML 41Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 165 page
background image
WM8944B
Rev 4.3
37
DYNAMIC RANGE CONTROL (DRC)
DRC
Signal Enhancement Block 3 (SE3)
The Dynamic Range Control (DRC) forms the SE3 block. The DRC provides a range of compression,
limiting and noise gate functions to support optimum configuration for recording or playback modes.
The DRC is configured using the control fields in registers R29 to R35 -
see “Dynamic Range Control”.
SIGNAL ENHANCEMENT REGISTER CONTROLS
The SE1 ‘enable’ bits are described in Table 13. Note that other control fields must also be
determined and written to the WM8944B
using WISCE™ or other tools. The registers described below
only allow the sub-blocks of SE1 to be enabled or disabled.
Note that it is not recommended to access these control fields unless appropriate values have been
written to the associated bits in registers R65 to R95.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R65 (41h)
SE1_LHPF_C
ONFIG
1
SE1_LHPF_R_E
NA
0
SE1 Right channel low-pass / high-
pass filter enable
0 = Disabled
1 = Enabled
0
SE1_LHPF_L_E
NA
0
SE1 Left channel low-pass / high-
pass filter enable
0 = Disabled
1 = Enabled
R68 (41h)
SE1_3D_CON
FIG
1
SE1_3D_R_ENA
0
SE1 Right channel 3D stereo
enhancement enable
0 = Disabled
1 = Enabled
0
SE1_3D_L_ENA
0
SE1 Left channel 3D stereo
enhancement enable
0 = Disabled
1 = Enabled
R71 (47h)
SE1_NOTCH_
CONFIG
1
SE1_NOTCH_R
_ENA
0
SE1 Right channel notch filters
enable
0 = Disabled
1 = Enabled
0
SE1_NOTCH_L_
ENA
0
SE1 Left channel notch filters
enable
0 = Disabled
1 = Enabled
R92 (5Ch)
SE1_DF1_CO
NFIG
1
SE1_DF1_R_EN
A
0
SE1 Right channel DF1 filter enable
0 = Disabled
1 = Enabled
0
SE1_DF1_L_EN
A
0
SE1 Left channel DF1 filter enable
0 = Disabled
1 = Enabled
Table 13 Signal Enhancement Block 1 (SE1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com