数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8944BECS/R 数据表(PDF) 60 Page - Cirrus Logic

部件名 WM8944BECS/R
功能描述  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8944BECS/R 数据表(HTML) 60 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 56Page - Cirrus Logic WM8944BECS/R Datasheet HTML 57Page - Cirrus Logic WM8944BECS/R Datasheet HTML 58Page - Cirrus Logic WM8944BECS/R Datasheet HTML 59Page - Cirrus Logic WM8944BECS/R Datasheet HTML 60Page - Cirrus Logic WM8944BECS/R Datasheet HTML 61Page - Cirrus Logic WM8944BECS/R Datasheet HTML 62Page - Cirrus Logic WM8944BECS/R Datasheet HTML 63Page - Cirrus Logic WM8944BECS/R Datasheet HTML 64Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 165 page
background image
WM8944B
60
Rev 4.3
LDO REGULATOR
The WM8944B provides an internal LDO which provides a regulated voltage for use as an internal
supply and reference, which can also be used to power external circuits.
The LDO is enabled by setting the LDO_ENA register bit. The LDO supply is drawn from the LDOVDD
pin; the LDO output is provided on the LDOVOUT pin. The LDO requires a reference voltage and a
bias source; these are configured as described below.
The LDO bias source (master bias or start-up bias) is selected using BIAS_SRC. Care is required
during start-up to ensure that the selected bias is enabled; the master bias will not normally be
available at initial start-up, and the start-up bias should be selected in the first instance.
The LDO reference voltage can be selected using LDO_REF_SEL; this allows selection of either the
internal bandgap reference or one of the VMID resistor strings. When VMID is selected as the
reference, then LDO_REF_SEL_FAST selects either the Normal VMID reference or the Fast-Start
VMID reference. Care is required during start-up to ensure that the selected reference is enabled; the
VMID references are enabled using VMID_ENA and VMID_FAST_START as described in Table 40
and Table 41 respectively.The internal bandgap reference is nominally 1.5V. Note that this value is
not trimmed and may vary significantly (+/-10%) between different devices. When using this reference,
the internal bandgap reference must be enabled by setting the BG_ENA register, as described in
Table 37. The bandgap voltage can be adjusted using the BG_VSEL register as described in Table
39.
The LDO output voltage is set using the LDO_VSEL register, which sets the ratio of the output voltage
to the LDO reference voltage. See Table 38 for LDO output voltages.
Example1:
How to generate an LDOVOUT voltage of 3.0V from a 3.3V LDOVDD supply voltage.
If VMID is selected as the reference voltage for the LDO (LDO_REF_SEL = 0) then the VMID voltage
must be supplied from LDOVDD (VMID_REF_SEL = 0) and the VMID ratio set to 5/11 (VMID_CTRL =
0). This gives VMID = 1.5V.
The default LDO_VSEL gives LDOVOUT = Vref * 1.97 = 1.5V * 1.97 = 2.96V (see Table 38).
Example2:
Generating an LDOVOUT voltage of 2.4V from a 3.0V LDOVDD supply.
For maximum signal swing the VMID voltage should be half of the LDOVOUT voltage. For LDOVOUT
of 2.4V the optimum VMID voltage is 1.2V. Select the VMID source voltage as LDOVOUT
(VMID_REF_SEL = 1) and the VMID ratio as 1/2 (VMID_CTRL = 1). This gives VMID = 1.2V.
VMID cannot be used as the LDO reference voltage so use the Bandgap voltage as the LDO
reference voltage (LDO_REF_SEL = 1, BG_ENA = 1). The default Bandgap voltage is 1.467V. For
LDOVOUT of 2.4V LDOVSEL should be set to 2.4V / 1.467V = 1.636. Referring to Table 38
LDO_VSEL = 03h will give LDOVOUT = 1.467 * 1.66 = 2.435V.
Note that the Bnadgap voltage is not trimmed so if required the Bandgap voltage can be changed
(BG_VSEL
– see Table 39) to get closer to the required voltage.
By default, the LDO output is actively discharged to GND through internal resistors when the LDO is
disabled. This is desirable in shut-down to prevent any external connections being affected by the
internal circuits. The LDO output can be set to float when the LDO is disabled; this is selected by
setting the LDO_OP_FLT bit. This option should be selected if the LDO is bypassed and an external
voltage is applied to LDOVOUT.
The LDO output is monitored for voltage accuracy. The LDO undervoltage status can be read at any
time from the LDO_UV_STS bit, as described in Table 37. This bit can be polled at any time, or may
output directly on a GPIO pin, or may be used to generate Interrupt events.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com