数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8944BECS/R 数据表(PDF) 40 Page - Cirrus Logic

部件名 WM8944BECS/R
功能描述  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8944BECS/R 数据表(HTML) 40 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 36Page - Cirrus Logic WM8944BECS/R Datasheet HTML 37Page - Cirrus Logic WM8944BECS/R Datasheet HTML 38Page - Cirrus Logic WM8944BECS/R Datasheet HTML 39Page - Cirrus Logic WM8944BECS/R Datasheet HTML 40Page - Cirrus Logic WM8944BECS/R Datasheet HTML 41Page - Cirrus Logic WM8944BECS/R Datasheet HTML 42Page - Cirrus Logic WM8944BECS/R Datasheet HTML 43Page - Cirrus Logic WM8944BECS/R Datasheet HTML 44Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 165 page
background image
WM8944B
40
Rev 4.3
The DRC parameters are listed in Table 16.
REF
PARAMETER
DESCRIPTION
1
DRC_KNEE_IP
Input level at Knee1 (dB)
2
DRC_KNEE_OP
Output level at Knee1 (dB)
3
DRC_HI_COMP
Compression ratio above Knee1
4
DRC_LO_COMP
Compression ratio below Knee1
5
DRC_KNEE2_IP
Input level at Knee2 (dB)
6
DRC_NG_EXP
Expansion ratio below Knee2
7
DRC_KNEE2_OP
Output level at Knee2 (dB)
Table 16 DRC Response Parameters
The noise gate is enabled when the DRC_NG_ENA register is set. When the noise gate is not
enabled, parameters 5, 6, 7 above are ignored, and the DRC_LO_COMP slope applies to all input
signal levels below Knee1.
The DRC_KNEE2_OP knee is enabled when the DRC_KNEE2_OP_ENA register is set. When this bit
is not set, then parameter 7 above is ignored, and the Knee2 position always coincides with the low
end of the DRC_LO_COMP region.
The “Knee1” point in Figure 16 is determined by register fields DRC_KNEE_IP and DRC_KNEE_OP.
Parameter Y0, the output level for a 0dB input, is not specified directly, but can be calculated from the
other parameters, using the equation:
Y0 = DRC_KNEE_OP
– (DRC_KNEE_IP * DRC_HI_COMP)
The DRC Compression / Expansion / Limiting parameters are defined in Table 17.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R29 (1Dh)
DRC Control 1
8
DRC_NG_ENA
0
DRC Noise Gate Enable
0 = Disabled
1 = Enabled
R32 (20h)
DRC Control 4
12:8
DRC_KNEE2_IP
000000
Input signal level at the Noise Gate
threshold ‘Knee2’.
00000 = -36dB
00001 = -37.5dB
00010 = -39dB
… (-1.5dB steps)
11110 = -81dB
11111 = -82.5dB
See Table 18 for details
Only applicable when
DRC_NG_ENA = 1.
7:2
DRC_KNEE_IP
000000
Input signal level at the Compressor
‘Knee’.
000000 = 0dB
000001 = -0.75dB
000010 = -1.5dB
… (-0.75dB steps)
111100 = -45dB
111101 = Reserved
11111X = Reserved
See Table 18 for details



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com