数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8944BECS/R 数据表(PDF) 96 Page - Cirrus Logic

部件名 WM8944BECS/R
功能描述  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8944BECS/R 数据表(HTML) 96 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 92Page - Cirrus Logic WM8944BECS/R Datasheet HTML 93Page - Cirrus Logic WM8944BECS/R Datasheet HTML 94Page - Cirrus Logic WM8944BECS/R Datasheet HTML 95Page - Cirrus Logic WM8944BECS/R Datasheet HTML 96Page - Cirrus Logic WM8944BECS/R Datasheet HTML 97Page - Cirrus Logic WM8944BECS/R Datasheet HTML 98Page - Cirrus Logic WM8944BECS/R Datasheet HTML 99Page - Cirrus Logic WM8944BECS/R Datasheet HTML 100Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 165 page
background image
WM8944B
96
Rev 4.3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
11
SPKN_SPKVDD
_ENA
0
SPKOUTN enable
0 = Disabled
1 = Enabled
Note that SPKOUTN is also
controlled by SPKN_OP_ENA.
When powering down SPKOUTN,
the SPKN_SPKVDD_ENA bit
should be reset first.
10
SPKP_SPKVDD
_ENA
0
SPKOUTP enable
0 = Disabled
1 = Enabled
Note that SPKOUTP is also
controlled by SPKP_OP_ENA.
When powering down SPKOUTP,
the SPKP_SPKVDD_ENA bit
should be reset first
7
SPKN_OP_ENA
0
SPKOUTN enable
0 = Disabled
1 = Enabled
Note that SPKOUTN is also
controlled by
SPKN_SPKVDD_ENA. When
powering up SPKOUTN, the
SPKN_OP_ENA bit should be
enabled first.
6
SPKP_OP_ENA
0
SPKOUTP enable
0 = Disabled
1 = Enabled
Note that SPKOUTP is also
controlled by
SPKP_SPKVDD_ENA. When
powering up SPKOUTP, the
SPKP_OP_ENA bit should be
enabled first
2
SPK_MIX_ENA
0
Speaker output mixer enable
0 = Disabled
1 = Enabled
0
DAC_ENA
0
DAC Enable
0 = Disabled
1 = Enabled
DAC_ENA must be set to 1 when
processing data from the DAC or
Digital Beep Generator.
Table 67 Power Management Control
Note: In 2-wire mode in order to achieve the minimum power down current from DBVDD the
CIF_MODE pin should be configured as a GPIO pin by setting register R11 (0Bh) bit 0 high and
configured as an input in register R14 (0Eh) bit 0 set high. Pull-up and pull-down resistors should be
disabled in register R14 (0Eh) bits 14:13 set to 00.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com