WM8944BECSSLASHR datasheet(22/165 Pages) CIRRUS

22 / 165 page

WM8944B

Rev 4.3

ANALOGUE INPUT SIGNAL PATH

The WM8944B has two analogue input pins, which may be selected in different configurations. The

analogue input paths can support line and microphone inputs, in single-ended or pseudo-differential

modes. The analogue inputs IN1/DMICDAT AUX may be configured as inputs to the input PGA or to

the output mixers as single-ended or differential signals.

The input PGA (PGA) is routed to the Analogue to Digital converter (ADC). There is also a bypass

path, enabling the signal to be routed directly to the output mixers.

The WM8944B input signal paths and control registers are illustrated in Figure 8.

WM8944B

IN1/DMICDAT

INPGA

AUX

Digital Mic Interface

DMICCLK

(GPIO)

DMICDAT

INPGA_ENA

INPGA_VOL[5:0]

ADCL_VOL[7:0]

ADC_HPF_MODE

ADC_HPF_SR[1:0]

ADC_HPF_CUT[1:0]

ADC_HPF

AUX_TO_N_INPGA

P_INPGA_SEL[1:0]

ADCL_ENA

DMIC_ENA

IN1

AUX

BYPASS

ADC L

ADC /

Record

Digital

Filters

Figure 8 Input Signal Paths

INPUT PGA ENABLE

The input PGA (Programmable Gain Amplifier) is enabled using the register bit INPGA_ENA, as

described in Table 1.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R2 (02h)

Power

Management 1

INPGA_ENA

Input PGA Enable

0 = Disabled

1 = Enabled

Table 1 Input PGA Enable

To enable the input PGA, the reference voltage VMID and the bias current must also be enabled. See

“Reference Voltages and Master Bias” for details of the associated controls VMID_SEL and

BIAS_ENA.

WM8944BECS/R 数据表(PDF) 22 Page - Cirrus Logic

WM8944BECS/R 数据表(HTML) 22 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载