数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8944BECS/R 数据表(PDF) 74 Page - Cirrus Logic

部件名 WM8944BECS/R
功能描述  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8944BECS/R 数据表(HTML) 74 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 70Page - Cirrus Logic WM8944BECS/R Datasheet HTML 71Page - Cirrus Logic WM8944BECS/R Datasheet HTML 72Page - Cirrus Logic WM8944BECS/R Datasheet HTML 73Page - Cirrus Logic WM8944BECS/R Datasheet HTML 74Page - Cirrus Logic WM8944BECS/R Datasheet HTML 75Page - Cirrus Logic WM8944BECS/R Datasheet HTML 76Page - Cirrus Logic WM8944BECS/R Datasheet HTML 77Page - Cirrus Logic WM8944BECS/R Datasheet HTML 78Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 165 page
background image
WM8944B
74
Rev 4.3
DIGITAL PULL-UP AND PULL-DOWN
The WM8944B provides integrated pull-up and pull-down resistors on each of the DACDAT, LRCLK
and BCLK pins. This provides a flexible capability for interfacing with other devices. Each of the pull-
up and pull-down resistors can be configured independently using the register bits described in Table
50.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4 (04h)
Audio
interface
15:14
DACDATA_PUL
L [1:0]
00
DACDAT pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
13:12
FRAME_PULL
[1:0]
00
LRCLK pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
11:10
BCLK_PULL
[1:0]
00
BCLK pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
Table 50 Pull-Up and Pull-Down Control
CLOCKING AND SAMPLE RATES
The internal clocks for the CODEC and Digital Audio Interface are derived from a common internal
clock source, SYSCLK. This clock can either be derived directly from MCLK, or may be generated
using the Frequency Locked Loop (FLL) using MCLK as a reference. All commonly-used audio
sample rates can be derived directly from typical MCLK frequencies; the FLL provides additional
flexibility for a wider range of MCLK frequencies.
The WM8944B supports a wide range of standard audio sample rates from 8kHz to 48kHz. When the
ADC and DAC are both enabled, they operate at the same sample rate, fs.
Other functions such as the Interrupts and GPIO input de-bounce are clocked using a free-running
oscillator.
The control registers associated with Clocking and Sample Rates are described in Table 51.
The overall clocking scheme for the WM8944B is illustrated in Figure 31.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com