数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8944BECS/R 数据表(PDF) 97 Page - Cirrus Logic

部件名 WM8944BECS/R
功能描述  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8944BECS/R 数据表(HTML) 97 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 93Page - Cirrus Logic WM8944BECS/R Datasheet HTML 94Page - Cirrus Logic WM8944BECS/R Datasheet HTML 95Page - Cirrus Logic WM8944BECS/R Datasheet HTML 96Page - Cirrus Logic WM8944BECS/R Datasheet HTML 97Page - Cirrus Logic WM8944BECS/R Datasheet HTML 98Page - Cirrus Logic WM8944BECS/R Datasheet HTML 99Page - Cirrus Logic WM8944BECS/R Datasheet HTML 100Page - Cirrus Logic WM8944BECS/R Datasheet HTML 101Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 165 page
background image
WM8944B
Rev 4.3
97
THERMAL SHUTDOWN
The WM8944B incorporates a temperature sensor which detects when the device temperature is
within normal limits. The temperature status can be read at any time from the TEMP_STS bit, as
described in Table 68. This bit can be polled at any time, or may output directly on a GPIO pin, or may
be used to generate Interrupt events.
The temperature sensor can be configured to shut down the speaker outputs in the event of an
overtemperature condition. This is configured using the THERR_ACT register field.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R17 (11h)
Status Flags
15
TEMP_STS
0
Thermal Sensor status (Read only)
0 = Normal
1 = Overtemperature
R42 (2Ah)
Output ctrl
15
THERR_ACT
1
Thermal Shutdown enable
0 = Disabled
1 = Enabled
When THERR_ACT = 1, then an
over temperature condition will
cause the speaker outputs to be
disabled.
Table 68 Thermal Shutdown Control
Note: For minimum power down current the thermal shutdown should be disabled by setting the
THERR_ACT bit in register R42 (2Ah) bit 15 low.
POWER ON RESET
The WM8944B includes a Power-On Reset (POR) circuit, which is used to reset the digital logic into a
default state after power up. The POR circuit derives its output from LDOVDD and DCVDD. The
internal POR
¯¯¯ signal is asserted low when either LDOVDD or DCVDD are below minimum thresholds.
The specific behaviour of the circuit will vary, depending on relative timing of the supply voltages.
Typical scenarios are illustrated in Figure 42 and Figure 43.
DCVDD
Vpord_on
0V
LO
POR
Undefined
HI
Internal POR
Internal POR active
Internal POR active
Device Ready
LDOVDD
0V
Vpora
Vpora_off
Figure 42 Power On Reset Timing
– LDOVDD Enabled First



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com