| 数据搜索系统,热门电子元器件搜索 |
|
WM8944BECS/R 数据表(PDF) 101 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8944BECS/R 数据表(HTML) 101 Page - Cirrus Logic |
|
101 / 165 page ![]() WM8944B Rev 4.3 101 DESCRIPTION LABEL REGISTER [BITS] Mute speaker PGA and DAC. SPK_PGA_MUTE = 1 SPK_VOL = 00h DAC_MUTE = 1 DAC_VOL = 0 R47 (2Fh) [6] R47 (2Fh) [5:0] R23 (17h) [8] R23 (17h) [7:0] Select LDO for fast start-up. LDO_REF_SEL_FAST = 1 LDO_BIAS_SRC = 1 R53 (35h) [14] R53 (35h) [5] Select VMID for fast start-up. VMID_SEL = 11 VMID_FAST_START =1 BIAS_SRC = 1 VMID_RAMP = 01 R2 (02h) [1:0] R7 (07h) [11] R7 (07h) [7] R7 (07h) [6:5] Disable VMID. Delay 500ms for VMID to discharge. VMID_ENA = 0 R7 (07h) [4] Discharge the speaker and line outputs. Delay 50ms for outputs to discharge. SPKP_DISCH = 1 SPKN_DISCH = 1 LINE_DISCH = 1 R42 (2Ah) [7] R42 (2Ah) [6] R42 (2Ah) [4] Mute the speaker and line outputs. LINEOUT_MUTE = 1 SPKN_OP_MUTE = 1 SPKP_OP_MUTE = 1 R42 (2Ah) [8] R03 (03h) [9] R03 (03h) [8] Disable power to speaker drivers (must be done before disabling the speaker outputs). SPKN_SPKVDD_ENA = 0 SPKP_SPKVDD_ENA = 0 R3 (03h) [11] R3 (03h) [10] Disable speaker outputs. SPKN_OP_ENA = 0 SPKP_OP_ENA = 0 R3 (03h) [7] R3 (03h) [6] Reset registers to default state (software reset). SW_RESET R0 (00h) [15:0] Turn off external power supply voltages. Table 72 Recommended Power-Down Sequence |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |