| 数据搜索系统,热门电子元器件搜索 |
|
WM8944BECS/R 数据表(PDF) 102 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8944BECS/R 数据表(HTML) 102 Page - Cirrus Logic |
|
102 / 165 page ![]() WM8944B 102 Rev 4.3 REGISTER MAP REG NAME 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 DEFAULT R0 (0h) Software Reset/Chip ID 1 SW_RESET[15:0] 6264h R1 (1h) Chip ID 2 (Read only) 0 0 0 0 0 0 0 0 0 0 0 0 CHIP_REV[3:0] 0000h R2 (2h) Power management 1 0 0 0 INP PGA_E NA ADCR_ ENA ADCL _ENA 0 0 DMIC_ ENA 0 SPK_L OW VMID_ ENA MICB_ ENA BIAS_ ENA VMID_ BUF_E NA VMID_SEL[1:0] 0000h R3 (3h) Power management 2 0 OUT_E NA 0 SPK_P GA_EN A SPKN_ SPKVD D_ENA SPKP_ SPKVD D_ENA SPKN_ OP_M UTE SPKP_ OP_M UTE SPKN_ OP_EN A SPKP_ OP_EN A 0 SPK_M IX_MU TE 0 SPK_M IX_EN A 0 DAC_E NA 0310h R4 (4h) Audio Interface DACDATA_PUL L [1:0] FRAME_PULL [1:0] BCLK_PULL [1:0] ADCR_ SRC ADCL _SRC 0 DAC_S RC BCLK_I NV LRCLK _INV WL [1:0] FMT [1:0] 020Ah R5 (5h) Companding control ADC_D AC_LO OP 0 0 0 0 0 0 0 0 0 LOOPB ACK 0 DAC_C OMP DAC_C OMPM ODE ADC_C OMP ADC_C OMPM ODE 0000h R6 (6h) Clock Gen control OSC_C LK_EN A MCLK_PULL [1:0] CLK OUT_S EL CLKOUT_DIV [1:0] SYS CLK_E NA SYS CLK_S RC SYSCLK_DIV [2:0] TOCLK _ENA BCLK_DIV [2:0] MSTR 0106h R7 (7h) Additional control SYSCL K_RAT E 0 0 0 VMID_ FAST_ START VMID_ REF_S EL VMID_ CTRL START UP_BI AS_EN A BIAS_ SRC VMID_RAMP [1:0] VMID_ ENA SR [3:0] 800Dh R8 (8h) FLL Control 1 0 0 0 FLL_CLK_REF_ DIV [1:0] FLL_OUTDIV [2:0] FLL_CTRL_RATE [2:0] FLL_FRATIO [2:0] FLL_F RAC FLL_E NA 0102h R9 (9h) FLL Control 2 FLL_K [15:0] 3127h R10 (Ah) FLL Control 3 0 FLL_N [9:0] 0 FLL_GAIN [3:0] 0100h R11 (Bh) GPIO Config 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 MODE _GPIO 0000h R13 (Dh) GPIO1 Control GP1_D IR GP1_PULL [1:0] GP1_I NT_M ODE 0 GP1_P OL 0 0 0 0 GP1_L VL 0 GP1_FN [3:0] 8000h R14 (Eh) GPIO2 Control GP2_D IR GP2_PULL [1:0] GP2_I NT_M ODE 0 GP2_P OL 0 0 0 0 GP2_L VL 0 GP2_FN [3:0] C000h R16 (10h) System Interrupts (Read only) TEMP_ INT 0 GP2_I NT GP1_I NT 0 0 0 0 0 0 0 0 0 0 0 LDO_U V_INT 0000h R17 (11h) Status Flags (Read only) TEMP_ STS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LDO_U V_STS 0000h R18 (12h) IRQ Config 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 IM_IRQ 0001h R19 (13h) System Interrupts Mask IM_TE MP_IN T 0 IM_GP 2_INT IM_GP 1_INT 0 0 0 0 0 0 0 0 0 0 0 IM_LD O_UV_ INT 0000h R20 (14h) Control Interface 0 0 0 0 0 0 0 0 0 0 0 0 0 SPI_O D 0 AUTO_ INC 0001h R21 (15h) DAC Control 1 0 0 0 0 0 0 0 0 0 0 0 DAC_A UTOM UTE 0 0 0 DAC_D AT INV 0010h R22 (16h) DAC Control 2 0 0 0 0 0 0 0 0 0 0 0 DAC_V OL_RA MP 0 0 0 DAC_S B_FLT 0010h R23 (17h) DAC digital Vol 0 0 0 0 0 0 0 DAC_ MUTE DAC_VOL [7:0] 01C0h R25 (19h) ADC Control 1 0 0 0 0 0 0 0 ADC_ MUTE ALL 0 0 0 0 0 0 ADCR_ DAT INV ADCL _DAT INV 0100h |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |