| 数据搜索系统,热门电子元器件搜索 |
|
WM8944BECS/R 数据表(PDF) 95 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8944BECS/R 数据表(HTML) 95 Page - Cirrus Logic |
|
95 / 165 page ![]() WM8944B Rev 4.3 95 R/W A14 A13 A12 A2 A1 SDA SCLK CS 15-bit control register address 16-bit control register data A0 B15 B14 B13 B2 B0 B1 Figure 41 3-Wire Serial Control Interface POWER MANAGEMENT The WM8944B has two control registers that allow users to select which functions are active. For minimum power consumption, unused functions should be disabled. To minimise pop or click noise, it is important to enable or disable these functions in the correct order, and to use the signal mute registers as part of a carefully structured control sequence. The power management control registers are described in Table 67. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R2 (02h) Power management 1 12 INPGA_ENA 0 Input PGA Enable 0 = Disabled 1 = Enabled 11 ADCR_ENA 0 Right ADC Enable 0 = Disabled 1 = Enabled ADCR_ENA must be set to 1 when processing right channel data from the Digital Microphone. 10 ADCL_ENA 0 Left ADC Enable 0 = Disabled 1 = Enabled ADCL_ENA must be set to 1 when processing data from the ADC or from the Left Digital Microphone. 4 MICB_ENA 0 Microphone Bias Enable 0 = Disabled 1 = Enabled 3 BIAS_ENA 0 Master Bias Enable 0 = Disabled 1 = Enabled R3 (03h) Power management 2 14 OUT_ENA 0 LINEOUT enable 0 = Disabled 1 = Enabled 12 SPK_PGA_ENA 0 Speaker PGA enable 0 = Disabled 1 = Enabled |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |