| 数据搜索系统,热门电子元器件搜索 |
|
WM8944BECS/R 数据表(PDF) 90 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8944BECS/R 数据表(HTML) 90 Page - Cirrus Logic |
|
90 / 165 page ![]() WM8944B 90 Rev 4.3 The GPIO inputs to the Interrupt Controller are de-bounced to avoid false detections. The timeout clock (TOCLK) is required for this function. When using GPIO inputs to the Interrupt Controller, the TOCLK must be enabled by setting the TOCLK_ENA and OSC_CLK_ENA bits as described in “Clocking and Sample Rates”. The Interrupt (IRQ) output can be globally masked by setting the IM_IRQ register. The Interrupt is masked by default. The Interrupt (IRQ) output may be configured on any of the GPIO pins . See “General Purpose Input / Output” for details of how to configure GPIO pins for Interrupt (IRQ) output. The Interrupt control fields are defined in Table 63. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R16 (10h) System Interrupts (Read only) 15 TEMP_INT 0 Thermal Interrupt status (Read only) 0 = Thermal interrupt not set 1 = Thermal interrupt set This bit is latched when set; it is cleared when the register is Read. 13 GP2_INT 0 GPIO2 Interrupt status (Read only) 0 = GPIO2 interrupt not set 1 = GPIO2 interrupt set This bit is latched when set; it is cleared when the register is Read. 12 GP1_INT 0 GPIO1 Interrupt status (Read only) 0 = GPIO1 interrupt not set 1 = GPIO1 interrupt set This bit is latched when set; it is cleared when the register is Read. 0 LDO_UV_INT 0 LDO Undervoltage Interrupt (Read only) 0 = LDO Undervoltage interrupt not set 1 = LDO Undervoltage interrupt set This bit is latched when set; it is cleared when the register is Read. R18 (12h) IRQ Config 0 IM_IRQ 1 IRQ (GPIO output) Mask 0 = Normal 1 = IRQ output is masked R19 (13h) System Interrupts Mask 15 IM_TEMP_INT 0 Interrupt mask for thermal status 0 = Not masked 1 = Masked 13 IM_GP2_INT 0 Interrupt mask for GPIO2 0 = Not masked 1 = Masked 12 IM_GP1_INT 0 Interrupt mask for GPIO1 0 = Not masked 1 = Masked 0 IM_LDO_UV_IN T 0 Interrupt mask for LDO Undervoltage status 0 = Not masked 1 = Masked Table 63 Interrupt Control |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |