 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
WM8944BECS/R 数据表(PDF) 82 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8944BECS/R 数据表(HTML) 82 Page - Cirrus Logic |
|
|
82 / 165 page  WM8944B 82 Rev 4.3 EXAMPLE FLL SETTINGS Table 56 provides example FLL settings for generating common SYSCLK frequencies from a variety of low and high frequency reference inputs. FREF FOUT FLL_CLK_ REF_DIV FVCO FLL_N FLL_K FLL_ FRATIO FLL_ OUTDIV FLL_ FRAC 8.000 kHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 705 (2C1h) 0.6 (9999h) 16 (4h) 4 (1h) 1 8.000 kHz 24.576 MHz divide by 1 (0h) 98.304 MHz 768 (300h) 0.0 (0000h) 16 (4h) 4 (1h) 0 32.768 kHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 344 (158h) 0.53125 (8800h) 8 (3h) 4 (1h) 1 32.768 kHz 24.576 MHz divide by 1 (0h) 98.304 MHz 375 (177h) 0.0 (0000h) 8 (3h) 4 (1h) 0 768.000 kHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 14 (00Eh) 0.7 (B333h) 8 (3h) 4 (1h) 1 768.000 kHz 24.576 MHz divide by 1 (0h) 98.304 MHz 16 (010h) 0.0 (0000h) 8 (3h) 4 (1h) 0 1.024 MHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 88 (058h) 0.2 (3333h) 1 (0h) 4 (1h) 1 1.024 MHz 24.576 MHz divide by 1 (0h) 98.304 MHz 96 (060h) 0.0 (0000h) 1 (0h) 4 (1h) 0 6.144 MHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 14 (00Eh) 0.7 (B333h) 1 (0h) 4 (1h) 1 6.144 MHz 24.576 MHz divide by 1 (0h) 98.304 MHz 16 (010h) 0.0 (0000h) 1 (0h) 4 (1h) 0 11.2896 MHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 8 (008h) 0.0 (0000h) 1 (0h) 4 (1h) 0 11.2896 MHz 24.576 MHz divide by 1 (0h) 98.304 MHz 8 (008h) 0.70749 (B51Eh) 1 (0h) 4 (1h) 1 12.000 MHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 7 (007h) 0.5264 (86C2h) 1 (0h) 4 (1h) 1 12.000 MHz 24.576 MHz divide by 1 (0h) 98.304 MHz 8 (008h) 0.192 (3127h) 1 (0h) 4 (1h) 1 12.288 MHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 7 (007h) 0.35 (599Ah) 1 (0h) 4 (1h) 1 12.288 MHz 24.576 MHz divide by 1 (0h) 98.304 MHz 8 (008h) 0.0 (0000h) 1 (0h) 4 (1h) 0 13.000 MHz 22.5792 MHz divide by 1 (0h) 90.3168 MHz 6 (006h) 0.94745 (F28Ch) 1 (0h) 4 (1h) 1 13.000 MHz 24.576 MHz divide by 1 (0h) 98.304 MHz 7 (007h) 0.56185 (8FD5h) 1 (0h) 4 (1h) 1 19.200 MHz 22.5792 MHz divide by 2 (1h) 90.3168 MHz 9 (009h) 0.408 (6873h) 1 (0h) 4 (1h) 1 19.200 MHz 24.576 MHz divide by 2 (1h) 98.304 MHz 10 (00Ah) 0.24 (3D71h) 1 (0h) 4 (1h) 1 27.000 MHz 22.5792 MHz divide by 2 (1h) 90.3168 MHz 6 (006h) 0.69013 (B0ADh) 1 (0h) 4 (1h) 1 27.000 MHz 24.576 MHz divide by 2 (1h) 98.304 MHz 7 (007h) 0.28178 (4823h) 1 (0h) 4 (1h) 1 Table 56 Example FLL Settings |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
