 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
LTC6953 数据表(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
LTC6953 数据表(HTML) 5 Page - Analog Devices |
|
|
5 / 56 page  LTC6953 5 Rev 0 For more information www.analog.com Preliminary Technical Data Advance Product Information Subject to Change Rev PrA ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at TA = 25°C. VREF+ = VD+ = VIN+ = VOUT+ = 3.3V unless otherwise specified (Note 2). All voltages are with respect to GND. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Input Capacitance Differential 1.0 pF CMOS SYNC/SYSREF Request Input (EZS_SRQ+ Only) High-Level Input Voltage EZS_SRQ– Tied to GND l 1.3 V Low-Level Input Voltage EZS_SRQ– Tied to GND l 0.6 V Input Voltage Hysteresis EZS_SRQ– Tied to GND 200 mV Input Current EZS_SRQ– Tied to GND l ±1 µA Differential SYNC/SYSREF Request Inputs (EZS_SRQ+ and EZS_SRQ–) Input Signal Level l 0.5 0.8 2.7 VP-P Self-Bias Voltage l 1.8 2.1 2.4 V Input Common Mode Voltage 800mVP-P Differential Input 1.5 3.0 V Input Resistance Differential 53 kΩ Input Capacitance Differential 1 pF Digital Pin Specifications VIH High-Level Input Voltage CS, SDI, SCLK, SD l 1.55 V VIL Low-Level Input Voltage CS, SDI, SCLK, SD l 0.8 V VIHYS Input Voltage Hysteresis CS, SDI, SCLK, SD 250 mV Input Current CS, SDI, SCLK, SD l ±1 µA IOH High-Level Output Current SDO and STAT, VOH = VD+ – 400mV l –3.3 –1.9 mA IOL Low-Level Output Current SDO and STAT, VOL = 400mV l 2.0 3.4 mA SDO Hi-Z Current l ±1 µA Digital Timing Specifications tCKH SCLK High Time l 25 ns tCKL SCLK Low Time l 25 ns tCSS CS Setup Time l 10 ns tCSH CS High Time l 10 ns tCS SDI to SCLK Setup Time l 6 ns tCH SDI to SCLK Hold Time l 6 ns tDO SCLK to SDO Time To VIH/VIL/Hi-Z with 30pF Load l 16 ns EZS_SRQ Timing Specifications tSRQH EZS_SRQ High Time l 1 ms tSRQL EZS_SRQ Low Time l 1 ms EZS_SRQ Skew, Part to Part SRQMD = 0, PARSYNC = 0 10 µs Output Dividers (M0, M1, M2, M3, M4, M5, M6, M7, M8, M9 and M10) Mx Output Divider Range (x = 0 to 10) Mx = P × 2N, Where P = 1 to 32 All Integers, N = 0 to 7 l 1 4096 counts DDELx Output Digital Delay (x = 0 to 10) ½ Input Cycles (Note 3) l 0 4095 ½ cycles |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
