| 数据搜索系统,热门电子元器件搜索 |
|
LTC6953 数据表(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
LTC6953 数据表(HTML) 6 Page - Analog Devices |
|
6 / 56 page ![]() LTC6953 6 Rev 0 For more information www.analog.com Preliminary Technical Data Advance Product Information Subject to Change Rev PrA SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS tADELx Output Analog Delay (x = 0 to 10) ADELx = 0 0 ps ADELx = 1, fOUTx ≤ 300MHz 90 ps ADELx = 63, fOUTx ≤ 300MHz 1100 ps Output Analog Delay (x = 0 to 10), Step Size ADELx = 1 to 31, fOUTx ≤ 300MHz 11 ps ADELx = 32 to 63, fOUTx ≤ 300MHz 26 ps Output Analog Delay (x = 0 to 10) 300MHz ≤ fOUTx ≤ 2.25GHz Note 4 ps Maximum Output Frequency for Analog Delay 2.25 GHz Temperature Coefficient of Analog Delay ADELx = 1 to 31 l 0.06 %/°C ADELx = 32 to 63 l 0.06 %/°C CML Clock Outputs (OUT0+, OUT0–, OUT1+, OUT1–, OUT2+, OUT2–, OUT10+, OUT10–) fOUT Output Frequency Differential Termination = 100Ω, MODEx = 0 (Clock Mode) l 0 4500 MHz Differential Termination = 100Ω, MODEx = 1, 2 or 3 (SYSREF Modes) l 0 150 MHz VOD Output Differential Voltage Differential Termination = 100Ω l 350 440 520 mVPK Output Resistance Differential 100 Ω Output Common Mode Voltage Differential Termination = 100Ω VOUT+ – 1.0 V tRISE Output Rise Time, 20% to 80% Differential Termination = 100Ω 50 ps tFALL Output Fall Time, 80% to 20% Differential Termination = 100Ω 50 ps Output Duty Cycle Differential Termination = 100Ω l 45 50 55 % tPD Propagation Delay from IN± to OUT10 fIN = 4500MHz, Mx = 16 l 335 ps Propagation Delay from IN± to OUT10, Temperature Variation fIN = 4500MHz, Mx = 16 0.35 ps/°C tSKEW Skew, All Outputs (Note 13) One Part, All Mx the Same, Even or 1 ±10 ±35 ps One Part, Any Mx ±30 ps Additional Output Delay, Mx = Odd vs Mx = 1 or Even Mx = 5, 11, 15, 17, 19, 25 or 27 4 ps Mx = 3, 7, 9, 13, 21, 23, 29 or 31 15 ps Power Supply Voltages VREF+ Supply Range l 3.15 3.3 3.45 V VOUT+ Supply Range l 3.15 3.3 3.45 V VD+ Supply Range l 3.15 3.3 3.45 V VIN+ Supply Range l 3.15 3.3 3.45 V Power Supply Currents IDDOUT Sum VOUT+ Supply Currents All Outputs Enabled (Note 5) l 732 TBD mA Typical JESD204B Application (Note 6) l 570 mA PDALL = 1 500 µA ICC – 3.3V Sum VD+, VREF+, VIN+ Supply Currents Digital Inputs at Supply Levels l 98 TBD mA Digital Inputs at Supply Levels, PDALL = 1 l 500 µA ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at TA = 25°C. VREF+ = VD+ = VIN+ = VOUT+ = 3.3V unless otherwise specified (Note 2). All voltages are with respect to GND. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |