数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC6953 数据表(PDF) 54 Page - Analog Devices

部件名 LTC6953
功能描述  Ultralow Jitter, 4.5GHz Clock Distributor with 11 Outputs and JESD204B Support
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

LTC6953 数据表(HTML) 54 Page - Analog Devices

Back Button LTC6953 Datasheet HTML 48Page - Analog Devices LTC6953 Datasheet HTML 49Page - Analog Devices LTC6953 Datasheet HTML 50Page - Analog Devices LTC6953 Datasheet HTML 51Page - Analog Devices LTC6953 Datasheet HTML 52Page - Analog Devices LTC6953 Datasheet HTML 53Page - Analog Devices LTC6953 Datasheet HTML 54Page - Analog Devices LTC6953 Datasheet HTML 55Page - Analog Devices LTC6953 Datasheet HTML 56Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 54 / 56 page
background image
LTC6953
54
Rev 0
For more information www.analog.com
Preliminary Technical Data
Advance Product Information Subject to Change
Rev PrA
TYPICAL APPLICATIONS
Generation of Up to 125 ADC Clock/SYSREF Pairs Using a Three-Stage Synchronization Architecture:
Synchronization Procedure and Measurement Results
Step 1: Reference Alignment
Step 2: ParallelSync Multichip
Clock Alignment
Step 3: SYSREF Alignment
Step 3: SYSREF Pulses
Stage 2 LTC6952 Phase Noise vs
Stage 1 LTC6953 ADEL Setting
fOUT = 4GHz, Mx = 1
Initial Setup: Program LTC6952 and LTC6953 Registers Settings Created from the LTC6952Wizard.
Step 1: Synchronize Stage 1 and 2 Reference Signals
A) EZSync: Toggle Stage 1 LTC6953 SSRQ Bit
B) OPT: Fine Alignment, Adjust Stage 2 ADEL Bits
Step 2: Synchronize Stage 3 Output Signals
A) Set Stage 1 and 2 LTC6953 SRQMD = 1
B) ParallelSync: Toggle Stage 1 LTC6953 SSRQ Bit
Step 3: Send SYSREF Request
A) Power Up LTC6952 SYSREF Outputs
B) Set LTC6952 SRQMD = 1
C) Send SYSREF: Toggle Stage 1 LTC6953 SSRQ Bit
Step 4: Optional Reduce Power
A) Power-Down LTC6952 SYSREF Outputs
B) Set Stage 1 and 2 LTC6953 and LTC6952 SRQMD = 0
5ns/DIV
LTC6952 #23
REF INPUT
LTC6952 #13
REF INPUT
6953 TAO5a
STAGE 2 ADEL ADJUSTMENTS
REF EDGE ALIGNED < ±5.5ps
(ADJUSTS FOR PART, CABLE
AND PCB MISMATCH)
500ps/DIV
LTC6952 #13
OUT8: 4GHz
LTC6952 #23
OUT8: 4GHz
OUT1: 500MHz
OUT1: 500MHz
6953 TAO5b
SYSREF VALID
CLOCK EDGE
500ps/DIV
OUT0: SYSREF
12.5MHz
OUT1: CLOCK
500MHz
OUT7: SYSREF
12.5MHz
OUT8: CLOCK
4GHz
6953 TAO5c
100ns/DIV
SYSREF
300mV/DIV
6953 TAO5d
RMS JITTER = 73fs
EQUIVALENT ADC SNR METHOD
STAGE 2 ADEL = 0
STAGE 2 ADEL = 31
STAGE 2 ADEL = 63
OFFSET FREQUENCY (Hz)
1k
10k
100k
1M
10M 40M
–180
–170
–160
–150
–140
–130
–120
–110
–100
6953 TA05e



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com