 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
DRA821U4...ALM 数据表(PDF) 68 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRA821U4...ALM 数据表(HTML) 68 Page - Texas Instruments |
|
|
68 / 252 page  Table 6-75. EPWM4 Signal Descriptions (continued) SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] EHRPWM_TZn_IN4 EHRPWM Trip Zone Input 4 (active low) I U16 Table 6-76. EPWM5 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] EHRPWM5_A EHRPWM Output A IO U14 EHRPWM5_B EHRPWM Output B IO T13 EHRPWM_TZn_IN5 EHRPWM Trip Zone Input 5 (active low) I V19 6.3.15 USB 6.3.15.1 MAIN Domain Note USB3 functionality is available on the SERDES pins. For more information, refer to Section 6.3.16, SERDES. Table 6-77. USB0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] USB0_DM USB 2.0 Differential Data (negative) IO AA3 USB0_DP USB 2.0 Differential Data (positive) IO AA2 USB0_DRVVBUS USB VBUS control output (active high) O T4, U13 USB0_ID USB 2.0 Dual-Role Device Role Select A V6 USB0_RCALIB (2) Pin to connect to calibration resistor IO V5 USB0_VBUS (1) USB Level-shifted VBUS Input A Y2 (1) An external resistor divider is required to limit the voltage applied to the device pin. For more information, see Section 9.3.3, USB Design Guidelines. (2) An external 500 Ω ±1% resistor must be connected between this pin and VSS, even when the pin is unused. 6.3.16 SERDES Note The functionality of these pins is controlled by SERDES0_LN[4:0]_CTRL LANE_FUNC_SEL. 6.3.16.1 MAIN Domain Table 6-78. SERDES0 Lane0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] SERDES0_RX0_N SERDES Differential Receive Data (negative) I AA11 SERDES0_RX0_P SERDES Differential Receive Data (positive) I AA12 SERDES0_TX0_N SERDES Differential Transmit Data (negative) O W11 SERDES0_TX0_P SERDES Differential Transmit Data (positive) O W12 Table 6-79. SERDES0 Lane1 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] SERDES0_RX1_N SERDES Differential Receive Data (negative) I W8 SERDES0_RX1_P SERDES Differential Receive Data (positive) I W9 SERDES0_TX1_N SERDES Differential Transmit Data (negative) O Y10 DRA821U-Q1 SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022 www.ti.com 68 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: DRA821U-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
