| 数据搜索系统,热门电子元器件搜索 |
|
DRA821U4...ALM 数据表(PDF) 73 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRA821U4...ALM 数据表(HTML) 73 Page - Texas Instruments |
|
73 / 252 page ![]() Table 6-86. MMC0 Signal Descriptions (continued) SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] MMC0_CMD (2) MMC/SD/SDIO Command IO R17 MMC0_DS MMC Data Strobe IO P19 MMC0_DAT0 (2) MMC/SD/SDIO Data IO R16 MMC0_DAT1 (2) MMC/SD/SDIO Data IO P17 MMC0_DAT2 (2) MMC/SD/SDIO Data IO R18 MMC0_DAT3 (2) MMC/SD/SDIO Data IO R20 MMC0_DAT4 (2) MMC/SD/SDIO Data IO R19 MMC0_DAT5 (2) MMC/SD/SDIO Data IO P16 MMC0_DAT6 (2) MMC/SD/SDIO Data IO R21 MMC0_DAT7 (2) MMC/SD/SDIO Data IO T21 (1) An external 10 kΩ ±1% resistor must be connected between this pin and VSS. No external voltage should be applied to this pin. (2) An external pull-up of 10 kΩ ~ 50 kΩ ±1% resistor, as specified in the specification, must be connected to this ball to ensure proper operation. Table 6-87. MMC1 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] MMC1_CLK (1) MMC/SD/SDIO Clock IO P21 MMC1_CMD MMC/SD/SDIO Command IO M20 MMC1_SDCD(2) SD Card Detect I V1 MMC1_SDWP SD Write Protect I W1 MMC1_DAT0 MMC/SD/SDIO Data IO M19 MMC1_DAT1 MMC/SD/SDIO Data IO N21 MMC1_DAT2 MMC/SD/SDIO Data IO N20 MMC1_DAT3 MMC/SD/SDIO Data IO N19 (1) For MMC1_CLK signal to work properly, the RXACTIVE bit of the CTRLMMR_PADCONFIG63 register should be set to 0x1 because of retiming purposes. (2) For ROM boot to work properly, the MMC1_SDCD pin should be pulled low externally with a resistor. 6.3.21 CPTS 6.3.21.1 MAIN Domain Table 6-88. CPTS0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] CPTS0_RFT_CLK CPTS Reference Clock I U3 CPTS0_TS_COMP CPTS Time Stamp Counter Compare O U5 CPTS0_TS_SYNC CPTS Time Stamp Counter Bit O N20 CPTS0_HW1TSPUSH CPTS Hardware Time Stamp Push 1 I U3 CPTS0_HW2TSPUSH CPTS Hardware Time Stamp Push 2 I T3 6.3.21.2 MCU Domain Table 6-89. CPTS0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] MCU_CPTS0_RFT_CLK CPTS Reference Clock I C20, E18 MCU_CPTS0_TS_COMP CPTS Time Stamp Counter Compare O C19 MCU_CPTS0_TS_SYNC CPTS Time Stamp Counter Bit O C21 www.ti.com DRA821U-Q1 SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022 Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 73 Product Folder Links: DRA821U-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |