 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
DRA821U4...ALM 数据表(PDF) 99 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRA821U4...ALM 数据表(HTML) 99 Page - Texas Instruments |
|
|
99 / 252 page  7.6 Electrical Characteristics Note The interfaces or signals described in Section 7.6.10 through Section 7.6.10 correspond to the interfaces or signals available in multiplexing mode 0 (Primary Function). All interfaces or signals multiplexed on the balls described in these tables have the same DC electrical characteristics, unless multiplexing involves a PHY and GPIO combination, in which case different DC electrical characteristics are specified for the different multiplexing modes (Functions). 7.6.1 I2C, Open-Drain, Fail-Safe (I2C OD FS) Electrical Characteristics over recommended operating conditions (unless otherwise noted) (1) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT BALL NAMES in Mode 0: WKUP_I2C0_SDA, WKUP_I2C0_SCL, MCU_I2C0_SDA, MCU_I2C0_SCL, I2C0_SDA, I2C0_SCL, EXTINTN BALL NUMBERS: H21 / F20 / G20 / G21 / W2 / V3 / U6 1.8 V MODE VIL Input Low Voltage 0.3 × VDDSHV (1) V VILSS Input Low Voltage Steady State 0.3 × VDDSHV (1) V VIH Input High Voltage 0.7 × VDDSHV (1) V VIHSS Input High Voltage Steady State 0.7 × VDDSHV (1) V VHYS Input Hysteresis Voltage 0.1 × VDDSHV (1) mV IIN Input Leakage Current. VI = 1.8 V or 0 V ±10 µA VOL Output Low Voltage 0.2 × VDDSHV (1) V IOL Low Level Output Current VOL(MAX) 10 mA 3.3 V MODE (2) VIL Input Low Voltage 0.3 × VDDSHV (1) V VILSS Input Low Voltage Steady State 0.25 × VDDSHV (1) V VIH Input High Voltage 0.7 × VDDSHV (1) V VIHSS Input High Voltage Steady State 0.7 × VDDSHV (1) V VHYS Input Hysteresis Voltage 0.05 × VDDSHV (1) mV IIN Input Leakage Current. VI = 3.3 V or 0 V ±10 µA VOL Output Low Voltage 0.4 V IOL Low Level Output Current VOL(MAX) 10 mA (1) VDDSHV stands for corresponding power supply. For more information on the power supply name and the corresponding ball, see Table 6-1, POWER column. (2) I2C HS-mode is not supported when operating the IO in 3.3 V mode. 7.6.2 Fail-Safe Reset (FS Reset) Electrical Characteristics Over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT BALL NAMES in Mode 0: MCU_PORz, PORz www.ti.com DRA821U-Q1 SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022 Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 99 Product Folder Links: DRA821U-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
