HC705JB2GRSSLASHH datasheet(29/128 Pages) NXP

29 / 128 page

August 28, 1998

GENERAL RELEASE SPECIFICATION

CENTRAL PROCESSING UNIT

REV 1.1

3-3

3.5

PROGRAM COUNTER (PC)

The program counter shown in Figure 3-1 is a 16-bit register. In MCU devices

with memory space less than 64 Kbytes the unimplemented upper address lines

are ignored. The program counter contains the address of the next instruction or

operand to be fetched.

Normally, the address in the program counter increments to the next sequential

memory location every time an instruction or operand is fetched. Jump, branch,

and interrupt operations load the program counter with an address other than that

of the next sequential location.

3.6

CONDITION CODE REGISTER (CCR)

The CCR shown in Figure 3-1 is a 5-bit register in which four bits are used to

indicate the results of the instruction just executed. The ﬁfth bit is the interrupt

mask. These bits can be individually tested by a program, and speciﬁc actions can

be taken as a result of their states. The condition code register should be thought

of as having three additional upper bits that are always ones. Only the interrupt

mask is affected by a reset of the device. The following paragraphs explain the

functions of the lower ﬁve bits of the condition code register.

3.6.1 Half Carry Bit (H-Bit)

When the half-carry bit is set, it means that a carry occurred between bits 3 and 4

of the accumulator during the last ADD or ADC (add with carry) operation. The

half-carry bit is required for binary-coded decimal (BCD) arithmetic operations.

3.6.2 Interrupt Mask (I-Bit)

When the interrupt mask is set, the internal and external interrupts are disabled.

Interrupts are enabled when the interrupt mask is cleared. When an interrupt

occurs, the interrupt mask is automatically set after the CPU registers are saved

on the stack, but before the interrupt vector is fetched. If an interrupt request

occurs while the interrupt mask is set, the interrupt request is latched. Normally,

the interrupt is processed as soon as the interrupt mask is cleared.

A return from interrupt (RTI) instruction pulls the CPU registers from the stack,

restoring the interrupt mask to its state before the interrupt was encountered. After

any reset, the interrupt mask is set and can only be cleared by the Clear I-Bit

(CLI), or WAIT instructions.

3.6.3 Negative Bit (N-Bit)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JB2GRS/H 数据表(PDF) 29 Page - NXP Semiconductors

HC705JB2GRS/H 数据表(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载