HC705JB2GRSSLASHH datasheet(37/128 Pages) NXP

37 / 128 page

August 28, 1998

GENERAL RELEASE SPECIFICATION

INTERRUPTS

REV 1.1

4-7

NOTE

The BIH and BIL instructions will only apply to the level on the IRQ

pin itself, and not to the output of the logic OR function with the PA0

thru PA3 pins. The state of the individual Port A pins can be checked

by reading the appropriate Port A pins as inputs.

NOTE

If enabled, the PA0 to PA3 pins will cause an IRQ interrupt

regardless of whether these pins are conﬁgured as inputs or

outputs.

4.4.4 Timer1 Interrupt (TIMER1)

The TIMER interrupt is generated by the timer when either a timer1 overﬂow or a

input capture or output compare has occurred as described in Section 9. The

interrupt ﬂags and enable bits for the Timer1 interrupts are located in the Timer1

Control & Status Register (TSR) located at $0012, $0013. The I-bit in the CCR

must be clear in order for the TIMER1 interrupt to be enabled. Either of these

three interrupts will vector to the same interrupt service routine located at the

address speciﬁed by the contents of memory locations $1FF6 and $1FF7.

4.4.5 USB Interrupt (USB)

The USB interrupt is generated by the USB module as described in Section 10.

The interrupt enable bits for the USB interrupt are located at bit3-bit2 of UIR0

REG and bit3-bit2 of UIR1 REG. Also Once the device goes into Suspend Mode,

any bus activities will cause the USB to generate an interrupt to CPU to come out

from the Suspend mode. The I-bit in the CCR must be clear in order for the USB

interrupt to be enabled. Either of these two interrupts will vector to the same

interrupt service routine located at the address speciﬁed by the contents of

memory locations $1FF8 and $1FF9.

4.4.6 MFT Interrupt (MFT)

The MFT interrupt is generated by the MFT module as described in Section 8.

These interrupts will vector to the same interrupt service routine located at the

address speciﬁed by the contents of memory locations $1FF4 and $1FF5.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JB2GRS/H 数据表(PDF) 37 Page - NXP Semiconductors

HC705JB2GRS/H 数据表(HTML) 37 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载