HC705JB2GRSSLASHH datasheet(62/128 Pages) NXP

62 / 128 page

GENERAL RELEASE SPECIFICATION

August 28, 1998

PROGRAMMABLE TIMER

MC68HC705JB2

9-4

REV 1.1

counter registers is shown in Figure 9-4. The alternate counter registers behave

the same as the timer registers, except that any reads of the alternate counter will

not have any effect on the TOF ﬂag bit and Timer interrupts. The alternate counter

registers include a transparent buffer latch on the LSB of the 16-bit timer counter.

Figure 9-4. Alternate Counter Block Diagram

The alternate counter registers (ACRH, ACRL) shown in Figure 9-5 are read-only

locations which contain the current high and low bytes of the 16-bit free-running

counter. Writing to the alternate counter registers has no effect. Reset of the

device presets the timer counter to $FFFC.

The ACRL latch is a transparent read of the LSB until the a read of the ACRH

takes place. A read of the ACRH latches the LSB into the ACRL location until the

ACRL is again read. The latched value remains ﬁxed even if multiple reads of the

ACRH take place before the next read of the ACRL. Therefore, when reading the

MSB of the timer at ACRH the LSB of the timer at ACRL must also be read to

complete the read sequence.

During power-on-reset (POR), the counter is initialized to $FFFC and begins

counting after the oscillator start-up delay. Because the counter is sixteen bits and

preceded by a ﬁxed divide-by-four prescaler, the value in the counter repeats

every 262,144 internal bus clock cycles (524,288 oscillator cycles).

Reading the ACRH and ACRL in any order or any number of times does not have

any effect on the 16-bit free-running counter or the TOF ﬂag bit.

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

ACRH

ACRH7

ACRH6

ACRH5

ACRH4

ACRH3

ACRH2

ACRH1

ACRH0

$001A

reset:

11111111

ACRL

ACRL7

ACRL6

ACRL5

ACRL4

ACRL3

ACRL2

ACRL1

ACRL0

$001B

reset:

11111100

Figure 9-5. Alternate Counter Registers (ACRH, ACRL)

ACRH ($001A)

TMR LSB

16-BIT COUNTER

÷ 4

INTERNAL

(fOSC ÷ 2)

RESET

CLOCK

ACRL ($001B)

INTERNAL

($FFFC)

DATA

READ

ACRH

READ

ACRL

READ

LATCH

BUS

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JB2GRS/H 数据表(PDF) 62 Page - NXP Semiconductors

HC705JB2GRS/H 数据表(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

HC705JB2GRS/H 数据表(PDF) 62 Page - NXP Semiconductors

HC705JB2GRS/H 数据表(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载