HC705JB2GRSSLASHH datasheet(92/128 Pages) NXP

92 / 128 page

GENERAL RELEASE SPECIFICATION

August 28, 1998

UNIVERSAL SERIAL BUS MODULE

MC68HC705JB2

10-24

REV 1.1

TP1SIZ3-TP1SIZ0 — Endpoint 1/Endpoint 2 Transmit Data Packet Size

These read/write bits store the number of transmit data bytes for the next IN

token request for Endpoint 1 or Endpoint 2. These bits are cleared by reset.

10.5.6 USB Control Register 2 (UCR2)

TX1STR — Clear Transmit First Flag

Writing a logic 1 to this write-only bit will clear the TX1ST bit if it is set. Writing a

logic 0 to the TX1STR has no effect. Reset clears this bit.

TX1ST — Transmit First Flag

This read-only bit is set if the Endpoint 0 Data Transmit Flag (TXD0F) is set

when the USB control logic is setting the Endpoint 0 Data Receive Flag

(RXD0F). That is, this bit will be set if an Endpoint 0 Transmit Flag is still set at

the end of an Endpoint 0 reception. This bit lets the ﬁrmware know that the

Endpoint 0 transmission happened before the Endpoint 0 reception. Reset

clears this bit.

1 =

IN transaction occurred before SETUP/OUT.

0 =

IN transaction occurred after SETUP/OUT.

ENABLE2 — Endpoint 2 Enable

This read/write bit enables Endpoint 2 and allows the USB to respond to IN

packets addressed to Endpoint 2. Reset clears this bit.

1 =

Endpoint 2 is enabled and can respond to an IN token.

0 =

Endpoint 2 is disabled

ENABLE1 — Endpoint 1 Enable

This read/write bit enables Endpoint 1 and allows the USB to respond to IN

packets addressed to Endpoint 1. Reset clears this bit.

1 =

Endpoint 1 is enabled and can respond to an IN token.

0 =

Endpoint 1 is disabled

STALL2 — Endpoint 2 Force Stall Bit

This read/write bit causes Endpoint 2 to return a STALL handshake when

polled by either an IN or OUT token by the USB Host Controller. Reset clears

this bit.

1 =

Send STALL handshake.

0 =

Default

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

UCR2

TX1ST

ENABLE2 ENABLE1

STALL2

STALL1

$0037

TX1STR

reset

⇒

0000

= Unimplemented

Figure 10-25. USB Control Register 2 (UCR2)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JB2GRS/H 数据表(PDF) 92 Page - NXP Semiconductors

HC705JB2GRS/H 数据表(HTML) 92 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载