| 数据搜索系统,热门电子元器件搜索 |
|
HC705JJ7GRS/D 数据表(PDF) 143 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705JJ7GRS/D 数据表(HTML) 143 Page - NXP Semiconductors |
|
143 / 230 page ![]() Simple Serial Interface SIOP Registers MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0 General Release Specification Simple Serial Interface SPIR — Serial Peripheral Interrupt Reset The SPIR bit is a write-only control to reset the SPIF flag bit in the SSR. Reading the SPIR bit will return a logical zero. 1 = Reset the SPIF flag bit 0 = No effect CPHA — Clock Phase The CPHA bit controls the clock timing and phase in the SIOP. Data is changed on the falling edge of SCK and data is captured (read) on the rising edge of SCK. This bit is cleared by reset. 1 = SCK is idle low 0 = SCK is idle high SPR0:1 — Serial Peripheral Clock Rate Selects The SPR0 and SPR1 bits select one of four clock rates given in Table 9-1 to be supplied on the PB7/SCK pin when the device is configured with the SIOP as a master (MSTR = 1). The fastest rate is when both SPR0 and SPR1 are set. Both the SPR0 and SPR1 bits are cleared by reset, which places the SIOP clock selection at the slowest rate. Table 9-1. SIOP Clock Rate Selection SPR1 SPR0 SIOP Clock Rate (Oscillator Frequency Divided by:) 00 64 01 32 10 16 11 8 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |