HC705JJ7GRSSLASHD datasheet(142/230 Pages) NXP

142 / 230 page

Simple Serial Interface

General Release Specification

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

Simple Serial Interface

SPE — Serial Peripheral Enable

The SPE bit switches the port B interface such that SDO/PB5 is the

serial data output, SDI/PB6 is the serial data input, and SCK/PB7 is a

serial clock input in the slave mode or a serial clock output in the

master mode. The port B DDR and data registers can be manipulated

as usual, but these actions will not affect the transmitted or received

data. The SPE bit is readable and writable at any time, but clearing

the SPE bit while a transmission is in progress will 1) abort the

transmission, 2) reset the serial bit counter, and 3) convert port B to a

general-purpose I/O port. Reset clears the SPE bit.

1 = Serial peripheral enabled (port B I/O disabled)

0 = Serial peripheral disabled (port B I/O enabled)

LSBF — Least Significant Bit First

The LSBF bit controls the format of the transmitted and received data

to be transferred LSB or MSB first. Reset clears this bit.

1 = LSB transferred first

0 = MSB transferred first

MSTR — Master Mode Select

The MSTR bit configures the serial I/O port for master mode. A

transfer is initiated by writing to the SDR. Also, the SCK pin becomes

an output providing a synchronous data clock dependent upon the

divider of the oscillator frequency selected by the SPR0:1 bits. When

the device is in master mode, the SDO and SDI pins do not change

function. These pins behave exactly the same in both the master and

slave modes. The MSTR bit is readable and writable at any time

regardless of the state of the SPE bit. Clearing the MSTR bit will abort

any transfers that may have been in progress. Reset clears the MSTR

bit, placing the SIOP subsystem in slave mode.

1 = SIOP set up as master, SCK is an output

0 = SIOP set up as slave, SCK is an input

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 142 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 142 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载