HC705JJ7GRSSLASHD datasheet(101/230 Pages) NXP

部件名	HC705JJ7GRS/D

功能描述	Low-Cost, HC05 Core MCU in 20-Pin Package (MC68HC705JJ7) or 28-Pin Package (MC68HC705JP7)

PDF	230 Pages

Scroll/Zoom	100%

制造商	NXP [NXP Semiconductors]

网页	http://www.nxp.com

标志

101 / 230 page

Parallel Input/Output

Port C (28-Pin Versions Only)

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Parallel Input/Output

7.5.4 Port C Logic

Figure 7-15 shows the I/O logic of port C.

When a port C pin is programmed as an output, reading the port bit

actually reads the value of the data latch and not the voltage on the pin

itself. When a port C pin is programmed as an input, reading the port bit

reads the voltage level on the pin. The data latch can always be written,

regardless of the state of its DDR bit. Table 7-4 summarizes the

operations of the port C pins.

Figure 7-15. Port C I/O Circuit

PCx

PORT C DATA

BIT PCx

READ $0006

WRITE $0002

READ $0002

WRITE $0010

PULLDOWN

DEVICE

RESET

WRITE $0006

DATA DIRECTION

BIT DDRCx

PULLDOWN

BIT PDICx

MASK OPTION REGISTER ($1FF1)

HIGH SINK/SOURCE

CURRENT CAPABILITY

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 101 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 101 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载