数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HC705JJ7GRS/D 数据表(PDF) 102 Page - NXP Semiconductors

部件名 HC705JJ7GRS/D
功能描述  Low-Cost, HC05 Core MCU in 20-Pin Package (MC68HC705JJ7) or 28-Pin Package (MC68HC705JP7)
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 102 Page - NXP Semiconductors

Back Button HC705JJ7GRS/D Datasheet HTML 98Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 99Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 100Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 101Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 102Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 103Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 104Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 105Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 106Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 230 page
background image
Parallel Input/Output
General Release Specification
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
Parallel Input/Output
7.6 Port Transitions
Glitches and temporary floating inputs can occur if the control bits
regarding each port I/O pin are not performed in the correct sequence.
Do not use read-modify-write instructions on pulldown register A
or B.
Avoid glitches on port pins by writing to the port data register
before changing data direction register bits from a logic zero to a
logic one.
Avoid a floating port input by clearing its pulldown register bit
before changing its data direction register bit from a logic one to a
logic zero.
The SWPDI bit in the MOR turns off all port pulldown devices and
disables software control of the pulldown devices. Reset has no
effect on the pulldown devices when the SWPDI bit is set.
Two or more output pins of the same port can be connected
electrically so as to provide output currents up to the sum of the
maximum specified drive currents as defined in 15.8 DC
Electrical Characteristics (5.0 Vdc) and 15.9 DC Electrical
Characteristics (3.0 Vdc). Care must be taken to assure that all
ganged pins always maintain the same output logic value.
Table 7-4. Port C Pin Functions (28-Pin Versions Only)
Port C
Pin(s)
Control Bits
PORTC Access
(Pin or Data Register)
Result on
Port C Pins
SWPDI
(in MOR)
Port C
PDICH
PDICL
DDRCx*
Read
Write
Pulldown
Pin
PC0
PC1
PC2
PC3
0
X
0
0
Pin
Data
On
PCx In
0
X
1
0
Pin
Data
Off
PCx In
1
X
X
0
Pin
Data
Off
PCx In
X
X
X
1
Data
Data
Off
PCx Out
PC4
PC5
PC6
PC7
0
0
X
0
Pin
Data
On
PCx In
0
1
X
0
Pin
Data
Off
PCx In
1
X
X
0
Pin
Data
Off
PCx In
X
X
X
1
Data
Data
Off
PCx Out
* DDRC can always be read or written.
X = Don’t care
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com