DSP56362P datasheet(23/152 Pages) FREESCALE

23 / 152 page

Enhanced Serial Audio Interface

DSP56362 Technical Data, Rev. 4

Freescale Semiconductor

2-17

FST

PC4

Input or Output

Input, Output, or

Disconnected

GPIO Disconnected Frame Sync for Transmitter—This is the transmitter frame sync

input/output signal. For synchronous mode, this signal is the frame

sync for both transmitters and receivers. For asynchronous mode, FST

is the frame sync for the transmitters only. The direction is determined

by the transmitter frame sync direction (TFSD) bit in the ESAI transmit

clock control register (TCCR).

Port C 4—When the ESAI is configured as GPIO, this signal is

individually programmable as input, output, or internally disconnected.

The default state after reset is GPIO disconnected.

This input is 5 V tolerant.

SCKR

PC0

Input or Output

Input, Output, or

Disconnected

GPIO Disconnected Receiver Serial Clock—SCKR provides the receiver serial bit clock

for the ESAI. The SCKR operates as a clock input or output used by

all the enabled receivers in the asynchronous mode (SYN=0), or as

serial flag 0 pin in the synchronous mode (SYN=1).

When this pin is configured as serial flag pin, its direction is

determined by the RCKD bit in the RCCR register. When configured

as the output flag OF0, this pin will reflect the value of the OF0 bit in

the SAICR register, and the data in the OF0 bit will show up at the pin

synchronized to the frame sync in normal mode or the slot in network

mode. When configured as the input flag IF0, the data value at the pin

will be stored in the IF0 bit in the SAISR register, synchronized by the

frame sync in normal mode or the slot in network mode.

Port C 0—When the ESAI is configured as GPIO, this signal is

individually programmable as input, output, or internally disconnected.

The default state after reset is GPIO disconnected.

This input is 5 V tolerant.

SCKT

PC3

Input or Output

Input, Output, or

Disconnected

GPIO Disconnected Transmitter Serial Clock—This signal provides the serial bit rate

clock for the ESAI. SCKT is a clock input or output used by all enabled

transmitters and receivers in synchronous mode, or by all enabled

transmitters in asynchronous mode.

Port C 3—When the ESAI is configured as GPIO, this signal is

individually programmable as input, output, or internally disconnected.

The default state after reset is GPIO disconnected.

This input is 5 V tolerant.

SDO5

SDI0

PC6

Output

Input

Input, Output, or

Disconnected

GPIO Disconnected Serial Data Output 5—When programmed as a transmitter, SDO5 is

used to transmit data from the TX5 serial transmit shift register.

Serial Data Input 0—When programmed as a receiver, SDI0 is used

to receive serial data into the RX0 serial receive shift register.

Port C 6—When the ESAI is configured as GPIO, this signal is

individually programmable as input, output, or internally disconnected.

The default state after reset is GPIO disconnected.

This input is 5 V tolerant.

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

Signal

Name

Signal Type

State during Reset

Signal Description

DSP56362P 数据表(PDF) 23 Page - Freescale Semiconductor, Inc

DSP56362P 数据表(HTML) 23 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56362P 数据表(PDF) 23 Page - Freescale Semiconductor, Inc

DSP56362P 数据表(HTML) 23 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载