| 数据搜索系统,热门电子元器件搜索 |
|
DSP56362P 数据表(PDF) 30 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362P 数据表(HTML) 30 Page - Freescale Semiconductor, Inc |
|
30 / 152 page ![]() Internal Clocks DSP56362 Technical Data, Rev. 4 3-4 Freescale Semiconductor 3.6 Internal Clocks Table 3-4 Internal Clocks, CLKOUT Characteristics Symbol Expression1 , 2 1 DF = Division Factor Ef = External frequency ETC = External clock cycle MF = Multiplication Factor PDF = Predivision Factor TC = internal clock cycle 2 See the PLL and Clock Generation section in the DSP56300 Family Manual for a detailed discussion of the PLL. Min Typ Max Internal operation frequency and CLKOUT with PLL enabled f— (Ef × MF)/(PDF × DF) — Internal operation frequency and CLKOUT with PLL disabled f— Ef/2 — Internal clock and CLKOUT high period • With PLL disabled • With PLL enabled and MF ≤ 4 • With PLL enabled and MF > 4 TH — 0.49 × ET C × PDF × DF/MF 0.47 × ET C × PDF × DF/MF ETC — — — 0.51 × ET C × PDF × DF/MF 0.53 × ET C × PDF × DF/MF Internal clock and CLKOUT low period • With PLL disabled • With PLL enabled and MF ≤ 4 • With PLL enabled and MF > 4 TL — 0.49 × ET C × PDF × DF/MF 0.47 × ET C × PDF × DF/MF ETC — — — 0.51 × ET C × PDF × DF/MF 0.53 × ET C × PDF × DF/MF Internal clock and CLKOUT cycle time with PLL enabled TC —ETC × PDF × DF/MF — Internal clock and CLKOUT cycle time with PLL disabled TC —2 × ET C — Instruction cycle time ICYC —TC — |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |