DSP56362P datasheet(80/152 Pages) FREESCALE

80 / 152 page

Serial Host Interface SPI Protocol Timing

DSP56362 Technical Data, Rev. 4

3-54

Freescale Semiconductor

Figure 3-34 SPI Master Timing (CPHA = 0)

159

SS deassertion to HREQ output not

deasserted (CPHA = 0)

Slave

—

2.5

×T

C+30

—

160

SS deassertion pulse width (CPHA = 0)

Slave

—

TC+6

—

161

HREQ in assertion to first SCK edge

Master

Bypassed

Narrow

Wide

0.5

× t

SPICC +

2.5

×T

C+43

0.5

×t

SPICC +

2.5

×T

C+43

0.5

×t

SPICC +

2.5

×T

C+43

121

174

209

—

162

HREQ in deassertion to last SCK sampling

edge (HREQ in set-up time) (CPHA = 1)

Master

—

163

First SCK edge to HREQ in not asserted

(HREQ in hold time)

Master

—

Note: Periodically sampled, not 100% tested

Table 3-21 Serial Host Interface SPI Protocol Timing (continued)

No.

Characteristics

Mode

Filter Mode

Expression

100MHz

Unit

Min

Max

(Input)

MISO

(Input)

Valid

MOSI

(Output)

MSB

Valid

LSB

MSB

LSB

HREQ

(Input)

141

142

143

144

141

144

143

142

148

149

148

152

153

163

161

AA0271

SCK (CPOL=0

(Output)

SCK (CPOL = 1

(Output)

DSP56362P 数据表(PDF) 80 Page - Freescale Semiconductor, Inc

DSP56362P 数据表(HTML) 80 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56362P 数据表(PDF) 80 Page - Freescale Semiconductor, Inc

DSP56362P 数据表(HTML) 80 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载