| 数据搜索系统,热门电子元器件搜索 |
|
DSP56362P 数据表(PDF) 87 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362P 数据表(HTML) 87 Page - Freescale Semiconductor, Inc |
|
87 / 152 page ![]() Serial Host Interface (SHI) I2C Protocol Timing DSP56362 Technical Data, Rev. 4 Freescale Semiconductor 3-61 . EXAMPLE: For DSP clock frequency of 100 MHz (i.e. TC = 10ns), operating in a standard-mode I2C environment (FSCL = 100 KHz (i.e. TSCL = 10µs), TR = 1000ns), with filters bypassed Choosing HRS = 0 gives Thus the HDM[7:0] value should be programmed to $38 (=56). Figure 3-39 I2C Timing Table 3-23 SCL Serial Clock Cycle generated as Master Filters bypassed TI 2 CCP + 2.5 × TC + 45ns + TR Narrow filters enabled TI 2 CCP + 2.5 × TC + 135ns + TR Wide filters enabled TI 2 CCP + 2.5 × TC + 223ns + TR T I 2CCP 10 µs 2.5 10ns 45ns 1000ns – – × – 8930ns == HDM 7 0 : [] 8930ns 2 ( 10ns × 8 ) 1 55.8 = – × ⁄ = Start SCL HREQ SDA ACK MSB LSB Stop 171 Stop 173 176 175 177 178 180 179 172 186 182 183 189 174 188 184 187 AA0275 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |